

Microsoft® Macro Assembler
Reference

Microsoft®

Microsoft® Macro Assembler

Reference

Version 6.0

For MS® OS/2 and MS-DOS® Operating Systems

Microsoft Corporation

Information in this document is subject to change without notice and does not represent a commitment on the part of Microsoft Corporation. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement. It is against the law to copy the software on any medium except as specifically allowed in the license or nondisclosure agreement. No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose without the express written permission of Microsoft.

RESTRICTED RIGHTS: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software—Restricted Rights at 48 CFR 52.227-19, as applicable. Contractor/Manufacturer is Microsoft Corporation, One Microsoft Way, Redmond, WA 98052-6399.

©Copyright Microsoft Corporation, 1987, 1991. All rights reserved.
Printed in the United States of America.

Microsoft, MS, MS-DOS, and CodeView are registered trademarks and *Making it all make sense* and Windows are trademarks of Microsoft Corporation.

U.S. Patent No. 4,955,066

Intel is a registered trademark and 386, 387, and 486 are trademarks of Intel Corporation.

Timings and encodings in this manual are used with permission of Intel and come from the following publications:

Intel Corporation. *iAPX 86, 88, 186, and 188 User's Manual, Programmer's Reference*. Santa Clara, Calif. 1986.

Intel Corporation. *iAPX 286 Programmer's Reference Manual including the iAPX 286 Numeric Supplement*. Santa Clara, Calif. 1985.

Intel Corporation. *80386 Programmer's Reference Manual*. Santa Clara, Calif. 1986.

Intel Corporation. *80387 80-bit CHMOS III Numeric Processor Extension*. Santa Clara, Calif. 1987.

Intel Corporation. *i486 Microprocessor Data Sheet*. Santa Clara, Calif. 1989.

CONTENTS

Document Conventions.....	2
Tools	
BIND.....	5
Microsoft® CodeView® Debugger.....	5
CVPACK.....	7
EXEHDR.....	7
EXP.....	8
HELPMAKE.....	9
H2INC.....	10
IMPLIB.....	11
LIB.....	12
LINK.....	13
MASM.....	16
ML.....	17
NMAKE.....	20
PWB.....	22
PWBRMAKE.....	23
QuickHelp.....	24
RM.....	26
UNDEL.....	26
Directives	
Directives.....	29
Symbols and Operators	
Predefined Symbols.....	45
Operators.....	47
Run-Time Operators.....	51
Processor	
Interpreting Processor Instructions.....	55
Instructions.....	67
Coprocessor	
Interpreting Coprocessor Instructions.....	157
Instructions.....	161
Tables	
DOS Program Segment Prefix (PSP).....	191
ASCII Codes.....	192
Key Codes.....	194
Color Display Attributes.....	196
Hexadecimal-Binary-Decimal Conversion.....	196

Document Conventions

KEY TERMS

Bold type indicates text that must be typed exactly as shown. This includes assembly-language instructions, directives, symbols, and operators, as well as keywords in other languages.

placeholders

Italics indicate variable information supplied by the user.

Examples

This typeface indicates example programs, user input, and screen output.

[[*optional items*]]

Double brackets indicate that the enclosed item is optional.

{*choice1* | *choice2*}

Braces and a vertical bar indicate a choice between two or more items. You must choose one of the items unless double square brackets surround the braces.

Repeating elements...

Three dots following an item indicate that more items having the same form may be typed.

SHIFT+F1

Small capital letters indicate key names.

Tools

BIND

- Command-Line Syntax
- Options
- Environment Variables

CodeView

- Command-Line Syntax
- Options
- Environment Variables

CVPACK

- Command-Line Syntax
- Options

EXEHDR

- Command-Line Syntax
- Options

EXP

- Command-Line Syntax
- Options

HELPMAKE

- Command-Line Syntax
- Options

H2INC

- Command-Line Syntax
- Options
- Environment Variables

IMPLIB

- Command-Line Syntax
- Options

LIB

- Command-Line Syntax
- Options
- Commands

LINK

- Command-Line Syntax
- Options
- Environment Variables

MASM

- Command-Line Syntax
- Options
- Environment Variables

ML

- Command-Line Syntax
- Options
- QuickAssembler Support
- Environment Variables

NMAKE

- Command-Line Syntax
- Options
- Environment Variable

PWB

- Command-Line Syntax
- Options
- Environment Variables

PWBRMAKE

- Command-Line Syntax
- Options

QuickHelp

- Command-Line Syntax
- Options
- Environment Variables

RM

- Command-Line Syntax
- Options

UNDEL

- Command-Line Syntax
- Options



BIND

The BIND utility converts an OS/2 program to run under both DOS and OS/2.

Command-Line Syntax

BIND *infile* [*libraries*] [*options*]

Options

Option	Action
/HELP	Option name: /HELP. Calls QuickHelp for help on BIND.
/MAP [<i>mapfile</i>]	Option name: /M[AP]. Generates a map of the DOS part of the executable file.
/NAMES <i>functions</i> /NAMES @ <i>filename</i>	Option name: /N[AMES]. Specifies functions supported under OS/2 only. Use with a list of functions separated by spaces or a file specification preceded by @.
/NOLOGO	Option name: /NOLOGO. Suppresses the BIND copyright message.
/O <i>outfile</i>	Option name: /O[UTFILE]. Specifies the name for the bound application.
/?	Option name: /?. Displays a brief summary of BIND command-line syntax.

Environment Variables

Variable	Description
LIB	Specifies search path for library files.
LINK	Specifies default command-line options for the linker.
TMPf	Specifies path for the VM.TMP file.

Microsoft® CodeView® Debugger

The Microsoft® CodeView® debugger runs the assembled or compiled program while simultaneously displaying the program source code, program variables, memory locations, processor registers, and other pertinent information.

Command-Line Syntax

CV [*options*] *executablefile* [*arguments*]

CVP [*options*] *executablefile* [*arguments*]

Options

Option	Action
/2	Permits the use of two monitors.
/25	Starts in 25-line mode.
/43	Starts in 43-line mode.
/50	Starts in 50-line mode.
/B	Starts in black-and-white mode.
/C <i>commands</i>	Executes <i>commands</i> on start-up.
/D[<i>buffer size</i>]	Enables disk overlays (CV only).
/E	Enables use of expanded memory (CV only).
/F	Exchanges screens by flipping between video pages (CV only).
/G	Eliminates refresh snow on CGA monitors (CV only).
/I[0 1]	Turns nonmaskable-interrupt and 8259-interrupt trapping on (/I1) or off (/I0) (CV only).
/K	Disables installation of keyboard monitors for the program being debugged.
/L <i>dll</i>	Loads symbolic information for the specified dynamic-link library (CVP only).
/M	Disables CodeView use of the mouse (use this option when debugging an application that supports the mouse).
/N[0 1]	/N0 tells CodeView to trap nonmaskable interrupts; /N1 tells it not to trap (CV only).
/O	Enables debugging of multiple processes (CVP only).
/R	Enables 80386/486 debug registers (CV only).
/S	Exchanges screens by changing buffers (primarily for use with graphics programs) (CV only).
/TSF	Toggles TOOLS.INI entry to read/not read the CURRENT.STS file.
/X	Enables use of extended memory (CV only).

Environment Variables

Variable	Description
HELPIFILES	Specifies path of help files or list of help filenames.
INIT	Specifies path for TOOLS.INI and CURRENT.STS files.

CVPACK

The CVPACK utility reduces the size of an executable file that contains CodeView debugging information.

Command-Line Syntax

CVPACK [*options*] *exefile*

Options

Option	Action
/HELP	Calls QuickHelp for help on CVPACK.
/P	Packs the file to the smallest possible size.
/?	Displays a brief summary of CVPACK command-line syntax.

EXEHDR

The EXEHDR utility displays and modifies the contents of an executable-file header.

Command-Line Syntax

EXEHDR [*options*] *filenames*

Options

Option	Action
/HEAP: <i>number</i>	Option name: /HEA[P]. Sets the heap allocation field to <i>number</i> bytes for segmented executable files.
/HELP	Option name: /HEL[P]. Calls QuickHelp for help on EXEHDR.
/MAX: <i>number</i>	Option name: /MA[X]. Sets the maximum memory allocation to <i>number</i> paragraphs for DOS executable files.

<i>/MIN:number</i>	Option name: <i>/MI[N]</i> . Sets the minimum memory allocation to <i>number</i> paragraphs for DOS executable files.
<i>/NEW</i>	Option name: <i>/NE[WFILES]</i> . Enables support for HPFS.
<i>/NOLOGO</i>	Option name: <i>/NO[LOGO]</i> . Suppresses the EXEHDR copyright message.
<i>/PM:type</i>	Option name: <i>/P[MTYPE]</i> . Sets the application type for OS/2 or Microsoft Windows™, where <i>type</i> is one of the following: PM (or WINDOWAPI), VIO (or WINDOWCOMPAT), or NOVIO (or NOTWINDOWCOMPAT).
<i>/RESET</i>	Option name: <i>/R[ESETERROR]</i> . Clears the error bit in the header of an OS/2 or Windows executable file.
<i>/STACK:number</i>	Option name: <i>/S[TACK]</i> . Sets the stack allocation to <i>number</i> bytes.
<i>/V</i>	Option name: <i>/V[ERBOSE]</i> . Provides more information about segmented executable files, including the default flags in the segment table, all run-time relocations, and additional fields from the header.
<i>/?</i>	Option name: <i>/?</i> . Displays a brief summary of EXEHDR command-line syntax.

EXP

The EXP utility deletes all files in the hidden DELETED subdirectory of the current or specified directory. EXP is used along with RM and UNDEL to manage backup files.

Command-Line Syntax

EXP [*options*] [*directories*]

Options

Option	Action
<i>/HELP</i>	Calls QuickHelp for help on EXP.
<i>/Q</i>	Suppresses display of deleted files.
<i>/R</i>	Recurse into subdirectories of the current or specified directory.
<i>/?</i>	Displays a brief summary of EXP command-line syntax.

HELPMAKE

The HELPMAKE utility creates help files and customizes the help files supplied with Microsoft language products.

Command-Line Syntax

HELPMAKE {/E[*n*] | /D[*c*] | /H | /?} [[*options*]] *sourcefiles*

Options

Option	Action
/Ac	Specifies <i>c</i> as an application-specific control character for the help database, marking a line that contains special information for internal use by the application.
/C	Indicates that the context strings are case sensitive so that at run time all searches for help topics will be case sensitive.
/D	Fully decodes the help database.
/DS	Splits the concatenated, compressed help database into its components, using their original names. No decompression occurs.
/DU	Decompresses the database and removes all screen formatting and cross-references.
/E[<i>n</i>]	Creates (“encodes”) a help database from a specified text file (or files). The optional <i>n</i> indicates the amount of compression to take place. The value of <i>n</i> can range from 0 to 15.
/H[ELP]	Calls the QuickHelp utility. If HELPMAKE cannot find QuickHelp or the help file, it displays a brief summary of HELPMAKE command-line syntax.
/K <i>filename</i>	Specifies a file containing word-separator characters. This file must contain a single line of characters that separate words. ASCII characters from 0 to 32 (including the space) and character 127 are always separators. If the /K option is not specified, the following characters are also considered separators: ! " # & ' () * + - , / : ; < = > ? @ [\] ^ _ ` { } ~
/L	Locks the generated file so that it cannot be decoded by HELPMAKE at a later time.
/NOLOGO	Suppresses the HELPMAKE copyright message.
/O <i>outfile</i>	Specifies <i>outfile</i> as the name of the help database. The name <i>outfile</i> is optional with the /D option.

<i>/Sn</i>	Specifies the type of input file, according to the following <i>n</i> values: <i>/S1</i> Rich Text Format <i>/S2</i> QuickHelp Format <i>/S3</i> Minimally Formatted ASCII
<i>/T</i>	During encoding, translates dot commands to application-specific commands. During decoding, translates application-specific commands to dot commands. The <i>/T</i> option forces <i>/A:</i> .
<i>/V[n]</i>	Sets the verbosity of the diagnostic and informational output, depending on the value of <i>n</i> . The value of <i>n</i> can range from 0 to 6.
<i>/Wwidth</i>	Sets the fixed width of the resulting help text in number of characters. The value of <i>width</i> can range from 11 to 255.
<i>/?</i>	Displays a brief summary of HELPMAKE command-line syntax.

H2INC

The H2INC utility converts C header (.H) files into MASM-compatible include (.INC) files. It translates declarations and prototypes, but does not translate code.

Command-Line Syntax

H2INC [*options*] *filename.H*

Options

Option	Action
<i>/C</i>	Passes comments in the .H file to the .INC file.
<i>/Fa [filename]</i>	Specifies that the output file contain only equivalent MASM statements. This is the default.
<i>/Fc [filename]</i>	Specifies that the output file contain equivalent MASM statements plus original C statements converted to comment lines.
<i>/HELP</i>	Calls QuickHelp for help on H2INC.
<i>/Ht</i>	Enables generation of text equates. By default, text items are not translated.
<i>/Mn</i>	Instructs H2INC to explicitly declare the distances for all pointers and functions.
<i>/Ni</i>	Suppresses the expansion of nested include files.
<i>/Zn string</i>	Adds <i>string</i> to all names generated by H2INC. Used to eliminate name conflicts with other H2INC-generated include files.

<code>/Zu</code>	Makes all structure and union tag names unique.
<code>/?</code>	Displays a brief summary of H2INC command-line syntax.

Note: H2INC also supports the following options from Microsoft C, version 6.0: `/AC`, `/AH`, `/AL`, `/AM`, `/AS`, `/AT`, `/D`, `/F`, `/Fi`, `/G0`, `/G1`, `/G2`, `/G3`, `/G4`, `/Gc`, `/Gd`, `/Gr`, `/I`, `/J`, `/Tc`, `/U`, `/u`, `/W0`, `/W1`, `/W2`, `/W3`, `/W4`, `/X`, `/Za`, `/Zc`, `/Ze`, `/Zp1`, `/Zp2`, `/Zp4`.

Environment Variables

Variable	Description
CL	Specifies default command-line options.
H2INC	Specifies default command-line options. Appended after the CL environment variable.
INCLUDE	Specifies search path for include files.

IMPLIB

The IMPLIB utility creates import libraries used by LINK to link dynamic-link libraries with applications.

Command-Line Syntax

```
IMPLIB [options] implibname { dllfile... | deffile... }
```

Options

Option	Action
<code>/HELP</code>	Option name: <code>/H[ELP]</code> . Calls QuickHelp for help on IMPLIB.
<code>/NOI</code>	Option name: <code>/NOI[GNORECASE]</code> . Preserves case for entry names in DLLs.
<code>/NOLOGO</code>	Option name: <code>/NOL[OGO]</code> . Suppresses the IMPLIB copyright message.
<code>/?</code>	Option name: <code>/?</code> . Displays a brief summary of IMPLIB command-line syntax.

LIB

The LIB utility helps create, organize, and maintain run-time libraries.

Command-Line Syntax

LIB *inlibrary* [*options*] [*commands*] [, [*listfile*] [, [*outlibrary*]]] ;

Options

Option	Action
/HELP	Option name: /H[ELP]. Calls QuickHelp for help on LIB.
/IGN	Option name: /I[GNORECASE]. Tells LIB to ignore case when comparing symbols (the default). Use to combine a library marked /NOI with an unmarked library to create a new case-insensitive library.
/NOE	Option name: NOE[XTDICTIONARY]. Prevents LIB from creating an extended dictionary.
/NOI	Option name: /NOI[GNORECASE]. Tells LIB to preserve case when comparing symbols. When combining libraries, if any library is marked /NOI, the output library is case sensitive, unless /IGN is specified.
/NOLOGO	Option name: /NOL[OGO]. Suppresses the LIB copyright message.
/PAGE: <i>number</i>	Option name: /P[AGESIZE]. Specifies the page size (in bytes) of a new library or changes the page size of an existing library. The default for a new library is 16.
/?	Option name: /?. Displays a brief summary of LIB command-line syntax.

Commands

Operator	Action
+ <i>name</i>	Appends an object file or library file.
- <i>name</i>	Deletes a module.
-+ <i>name</i>	Replaces a module by deleting it and appending an object file with the same name.
* <i>name</i>	Copies a module to a new object file.
-* <i>name</i>	Moves a module out of the library by copying it to a new object file and then deleting it.

LINK

The LINK utility combines object files into a single executable file or dynamic-link library.

Command-Line Syntax

LINK *objfiles* [, [*exefile*] [, [*mapfile*] [, [*libraries*] [, [*deffile*]]]]] [;]

Options

Option	Action
/ALIGN: <i>size</i>	Option name: /A[LIGNMENT]. Directs LINK to align segment data in a segmented executable file along the boundaries specified by <i>size</i> bytes, where <i>size</i> must be a power of two.
/BATCH	Option name: /B[ATCH]. Suppresses prompts for library or object files not found.
/CO	Option name: /CO[DEVIEW]. Adds symbolic data and line numbers needed by the Microsoft CodeView debugger. This option is incompatible with the /EXEPACK option.
/CPARM: <i>number</i>	Option name: /CP[ARMAXALLOC]. Sets the program's maximum memory allocation to <i>number</i> of 16-byte paragraphs.
/DOSSEG	Option name: /DO[SSEG]. Orders segments in the default order used by Microsoft high-level languages.
/DSALLOC	Option name: /DS[ALLOCATE]. Directs LINK to load all data starting at the high end of the data segment. The /DSALLOC option is for assembly-language programs that create DOS .EXE files.
/EXEPACK	Option name: /E[XEPACK]. Packs the executable file. The /EXEPACK option is incompatible with either /INCR or /CO. Do not use /EXEPACK on a Windows program.
/FARCALL	Option name: /F[ARCALLTRANSLATION]. Optimizes far calls. The /FARCALL option is on automatically when using /TINY. Use the /PACKC option with /FARCALL when linking for OS/2; /PACKC is not recommended with /FARCALL when linking for Windows.

/HELP	Option name: /HE[LP]. Calls QuickHelp for help on LINK.
/HIGH	Option name: /HI[GH]. Places the executable file as high in memory as possible. Use /HIGH with the /DSALLOC option. This option is for assembly-language programs that create DOS .EXE files.
/INCR	Option name: /INC[REMENTAL]. Prepares for incremental linking with ILINK. This option is incompatible with /EXEPACK and /TINY.
/INFO	Option name: /INF[ORMATION]. Displays to the standard output the phase of linking and names of object files being linked.
/LINE	Option name: /LI[NENUMBERS]. Adds source-file line numbers and associated addresses to the map file. The object file must be created with line numbers. This option creates a map file even if <i>mapfile</i> is not specified.
/MAP	Option name: /M[AP]. Adds public symbols to the map file.
/NOD[: <i>libraryname</i>]	Option name: /NOD[EFAULTLIBRARYSEARCH]. Ignores the specified default library. Specify without <i>libraryname</i> to ignore all default libraries.
/NOE	Option name: /NOE[XTDICTIONARY]. Prevents LINK from searching extended dictionaries in libraries. Use /NOE when redefinition of a symbol causes error L2044.
/NOFARCALL	Option name: /NOF[ARCALLTRANSLATION]. Turns off far-call optimization.
/NOI	Option name: /NOI[GNORECASE]. Preserves case in identifiers.
/NOLOGO	Option name: /NOL[OGO]. Suppresses the LINK copyright message
/NONULLS	Option name: /NON[ULLSDOSSEG]. Orders segments as with the /DOSSEG option, but with no additional bytes at the beginning of the _TEXT segment (if defined). This option overrides /DOSSEG.
/NOPACKC	Option name: /NOP[ACKCODE]. Turns off code segment packing.

<code>/PACKC[:number]</code>	Option name: <code>/PACKC[ODE]</code> . Packs neighboring code segments together. Specify <i>number</i> bytes to set the maximum size for physical segments formed by <code>/PACKC</code> .
<code>/PACKD[:number]</code>	Option name: <code>/PACKD[ATA]</code> . Packs neighboring data segments together. Specify <i>number</i> bytes to set the maximum size for physical segments formed by <code>/PACKD</code> . This option is for OS/2 and Windows only.
<code>/PAUSE</code>	Option name: <code>/PAU[SE]</code> . Pauses during the link session for disk changes.
<code>/PM:type</code>	Option name: <code>/PM[TYPE]</code> . Specifies the type of Windows or OS/2 application where <i>type</i> is one of the following: PM (or WINDOWAPI), VIO (or WINDOWCOMPAT), or NOVIO (or NOTWINDOWCOMPAT).
<code>/STACK:number</code>	Option name: <code>/ST[ACK]</code> . Sets the stack size to <i>number</i> bytes, from 1 byte to 64K.
<code>/TINY</code>	Option name: <code>/T[INY]</code> . Creates a tiny-model DOS program with a <code>.COM</code> extension instead of <code>.EXE</code> . Incompatible with <code>/INCR</code> .
<code>/?</code>	Option name: <code>/?</code> . Displays a brief summary of LINK command-line syntax.

Note: Several rarely used options not listed above are described in online help.

Environment Variables

Variable	Description
INIT	Specifies path for the TOOLS.INI file.
LIB	Specifies search path for library files.
LINK	Specifies default command-line options.
TMP	Specifies path for the VM.TMP file.

MASM

The MASM program converts command-line options from MASM style to ML style, adds options to maximize compatibility, and calls ML.EXE.

Note: MASM.EXE is provided to maintain compatibility with old makefiles. For new makefiles, use the more powerful ML driver.

Command-Line Syntax

MASM [*options*] *sourcefile* [, [*objectfile*] [, [*listingfile*] [, [*crossreferencefile*]]]] ;

Options

Option	Action
/A	Orders segments alphabetically. Results in a warning. Ignored.
/B	Sets internal buffer size. Ignored.
/C	Creates a cross-reference file. Translated to /FR.
/D	Creates a Pass 1 listing. Ignored.
/Dsymbol[= <i>value</i>]	Defines a symbol. Unchanged.
/E	Emulates floating-point instructions. Translated to /FPi.
/H	Lists command-line arguments. Translated to /help.
/HELP	Calls QuickHelp for help on the MASM driver.
/I <i>pathname</i>	Specifies an include path. Unchanged.
/L	Creates a normal listing. Translated to /Fl.
/LA	Lists all. Translated to /Fl and /Sa.
/ML	Treats names as case sensitive. Translated to /Cp.
/MU	Converts names to uppercase. Translated to /Cu.
/MX	Preserves case on nonlocal names. Translated to /Cx.
/N	Suppresses table in listing file. Translated to /Sn.
/P	Checks for impure code. Use OPTION READONLY . Ignored.
/S	Orders segments sequentially. Results in a warning. Ignored.
/T	Enables terse assembly. Translated to /nologo.
/V	Enables verbose assembly. Ignored.
/W0	Enables warning level 0. Unchanged.
/W1	Enables warning level 1. Unchanged.

/W2	Enables warning level 2. Unchanged.
/X	Lists false conditionals. Translated to /Sx.
/Z	Displays error lines on screen. Ignored.
/ZD	Generates line numbers for CodeView. Translated to /Zd.
/ZI	Generates symbols for CodeView. Translated to /Zi.

Environment Variables

Variable	Description
INCLUDE	Specifies default path for .INC files.
MASM	Specifies default command-line options.
TMP	Specifies path for temporary files.

ML

The ML program assembles and links one or more assembly-language source files. The command-line options are case sensitive.

Command-Line Syntax

ML [*options*] *filename* [[*options*] *filename*]... [/link *linkoptions*]

Options

Option	Action
/AT	Enables tiny-memory-model support. Enables error messages for code constructs that violate the requirements for .COM format files. Note that this is not equivalent to the .MODEL TINY directive.
/Bl <i>filename</i>	Selects an alternate linker.
/c	Assembles only. Does not link.
/Cp	Preserves case of all user identifiers.
/Cu	Maps all identifiers to uppercase (default).
/Cx	Preserves case in public and extern symbols.
/Dsymbol[= <i>value</i>]	Defines a text macro with the given name. If <i>value</i> is missing, it is blank. Multiple tokens separated by spaces must be enclosed in quotation marks.
/EP	Generates a preprocessed source listing (sent to STDOUT). See /Sf.

<i>/F hexnum</i>	Sets stack size to <i>hexnum</i> bytes (this is the same as <i>/link /STACK:number</i>). The value must be expressed in hexadecimal notation. There must be a space between <i>/F</i> and <i>hexnum</i> .
<i>/Fb [filename]</i>	Creates a bound executable file.
<i>/Fe filename</i>	Names the executable file.
<i>/Fl [filename]</i>	Generates an assembled code listing. See <i>/Sf</i> .
<i>/Fm [filename]</i>	Creates a linker map file.
<i>/Fo filename</i>	Names an object file.
<i>/FPi</i>	Generates emulator fixups for floating-point arithmetic (mixed-language only).
<i>/Fr [filename]</i>	Generates a source browser .SBR file.
<i>/FR [filename]</i>	Generates an extended form of a source browser .SBR file.
<i>/Gc</i>	Specifies use of FORTRAN- or Pascal-style function calling and naming conventions. Same as OPTION LANGUAGE:PASCAL .
<i>/Gd</i>	Specifies use of C-style function calling and naming conventions. Same as OPTION LANGUAGE:C .
<i>/H number</i>	Restricts external names to <i>number</i> significant characters. The default is 31 characters.
<i>/help</i>	Calls QuickHelp for help on ML.
<i>/I pathname</i>	Sets path for include file. A maximum of 10 <i>/I</i> options is allowed.
<i>/nologo</i>	Suppresses messages for successful assembly.
<i>/Sa</i>	Turns on listing of all available information.
<i>/Sf</i>	Adds first-pass listing to listing file.
<i>/Sg</i>	Turns on listing of assembly-generated code.
<i>/Sl width</i>	Sets the line width of source listing in characters per line. Range is 60 to 255 or 0. Default is 0. Same as PAGE , <i>width</i> .
<i>/Sn</i>	Turns off symbol table when producing a listing.
<i>/Sp length</i>	Sets the page length of source listing in lines per page. Range is 10 to 255 or 0. Default is 0. Same as PAGE <i>length</i> .
<i>/Ss text</i>	Specifies <i>text</i> for source listing. Same as SUBTITLE <i>text</i> .
<i>/St text</i>	Specifies title for source listing. Same as TITLE <i>text</i> .
<i>/Sx</i>	Turns on false conditionals in listing.
<i>/Ta filename</i>	Assembles source file whose name does not end with the .ASM extension.
<i>/w</i>	Same as <i>/W0</i> .
<i>/Wlevel</i>	Sets the warning level: level 0, 1, 2, or 3.

<code>/WX</code>	Returns an error code if warnings are generated.
<code>/Zd</code>	Generates line-number information in object file.
<code>/Zf</code>	Makes all symbols public.
<code>/Zi</code>	Generates CodeView information in object file.
<code>/Zm</code>	Enables M510 option for maximum compatibility with MASM 5.1.
<code>/Zp [<i>alignment</i>]</code>	Packs structures on the specified byte boundary. The <i>alignment</i> may be 1, 2, or 4.
<code>/Zs</code>	Performs a syntax check only.
<code>/?</code>	Displays a brief summary of ML command-line syntax.

QuickAssembler Support

For compatibility with QuickAssembler makefiles, ML recognizes the following options:

Option	Action
<code>/a</code>	Orders segments alphabetically. In MASM 6.0, the .ALPHA directive must be used. Ignored.
<code>/Cl</code>	Equivalent to <code>/Cp</code> .
<code>/Ez</code>	Prints the source for error lines to the screen. This option is no longer supported and is ignored by MASM 6.0.
<code>/P1</code>	Performs one-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0.
<code>/P2</code>	Performs two-pass assembly. MASM 6.0 always performs a single pass through the source file. This option is ignored by MASM 6.0.
<code>/s</code>	Orders segments sequentially. In MASM 6.0, the .SEQ directive must be used. Ignored.
<code>/Sq</code>	Equivalent to <code>/S10 /Sp0</code> .

Environment Variables

Variable	Description
INCLUDE	Specifies search path for include files.
ML	Specifies default command-line options.
TMP	Specifies path for temporary files.

NMAKE

The NMAKE utility automates the process of compiling and linking project files.

Command-Line Syntax

NMAKE [*options*] [*macros*] [*targets*]

Options

Option	Action
/A	Executes all commands even if targets are not out-of-date.
/C	Suppresses the NMAKE copyright message and prevents nonfatal error or warning messages from being displayed.
/D	Displays the modification time of each file when the times of targets and dependents are checked.
/E	Causes environment variables to override macro definitions within description files.
/F <i>filename</i>	Specifies <i>filename</i> as the name of the description file to use. If a dash (-) is entered instead of a filename, NMAKE reads the description file from the standard input device. If /F is not specified, NMAKE uses MAKEFILE as the description file. If MAKEFILE does not exist, NMAKE builds command-line targets using inference rules.
/HELP	Calls QuickHelp for help on NMAKE.
/I	Ignores exit codes from commands in the description file. NMAKE continues executing the rest of the description file despite the errors.
/N	Displays but does not execute commands from the description file.
/NOLOGO	Suppresses the NMAKE copyright message.

/P	Displays all macro definitions, inference rules, target descriptions, and the .SUFFIXES list.
/Q	Checks modification times of command-line targets (or first target in the description file if no command-line targets are specified). NMAKE returns a zero exit code if all such targets are up-to-date and a nonzero exit code if any target is out-of-date. Only preprocessing commands in the description file are executed.
/R	Ignores inference rules and macros that are defined in the TOOLS.INI file or are predefined.
/S	Suppresses display of commands as they are executed.
/T	Changes modification times of command-line targets (or first target in the description file if no command-line targets are specified) to the current time. Only preprocessing commands in the description file are executed. The contents of target files are not modified.
/X <i>filename</i>	Sends all error output to <i>filename</i> , which can be either a file or a device. If a dash (-) is entered instead of a filename, the error output is sent to the standard output device.
/Z	Internal option for use by the Microsoft Programmer's WorkBench (PWB).
/?	Displays a brief summary of NMAKE command-line syntax.

Environment Variable

Variable	Description
INIT	Specifies path for TOOLS.INI file, which may contain macros, inference rules, and description blocks.

PWB (Programmer's WorkBench)

The Microsoft Programmer's WorkBench (PWB) provides an integrated environment for developing programs in assembly language. The command-line options are case sensitive.

Command-Line Syntax

PWB [*options*] [*files*]

Options

Option	Action
<i>/D</i> [<i>init</i>]	Prevents PWB from examining initialization files, where <i>init</i> is one or more of the following characters: <ul style="list-style-type: none">A Disable autoload extensions (including language-specific extensions and online help)S Ignore CURRENT.STST Ignore TOOLS.INI If the <i>/D</i> option does not include an <i>init</i> character, it is equivalent to specifying <i>/DAST</i> (all files and extensions ignored).
<i>/e cmdstr</i>	Executes the command or sequence of commands at start-up. The entire <i>cmdstr</i> argument must be placed in double quotation marks if it contains a space. If <i>cmdstr</i> contains literal double quotation marks, place a backslash (\) in front of each double quotation mark. To include a literal backslash in the command string, use double backslashes (\\).
<i>/m mark</i>	Moves the cursor to the specified <i>mark</i> instead of moving it to the last known position. The mark can be a line number.
<i>/P</i> [<i>init</i>]	Specifies a program list for PWB to read, where <i>init</i> can be <ul style="list-style-type: none"><i>Ffile</i> Read a foreign program list (one not created using PWB).L Read the last program list. Use this option to start PWB in the same state you left it.<i>Pfile</i> Read a PWB program list.
<i>/r</i>	Starts PWB in no-edit mode. Functions that modify files are disallowed.

[[/t]file...]	Loads the specified file at start-up. The <i>file</i> specification can contain wildcards. If multiple <i>files</i> are specified, PWB loads only the first file. When the <i>Exit</i> function is invoked, PWB saves the current file and loads the next file in the list. Files specified with /t are temporary; PWB does not add them to the file history on the File menu. No other options can follow /t on the command line. Each temporary file must be specified in a separate /t option.
/?	Displays a brief summary of PWB command-line syntax.

Environment Variables

Variable	Description
HELPPFILES	Specifies path of help files or list of help filenames.
INT	Specifies path for TOOLS.INI and CURRENT.STS files.
TMP	Specifies path for temporary files.

PWBRMAKE

PWBRMAKE converts the .SBR files created by the assembler into database .BSC files that can be read by the Microsoft Programmer's WorkBench (PWB) Source Browser. The command-line options are case sensitive.

Command-Line Syntax

PWBRMAKE [[options] sbrfiles

Options

Option	Action
/Ei <i>filename</i> /Ei (<i>filename</i> ...)	Excludes the contents of the specified include files from the database. To specify multiple filenames, separate them with spaces and enclose the list in parentheses.
/Em	Excludes symbols in the body of macros. Use /Em to include only macro names.
/Es	Excludes from the database every include file specified with an absolute pathname or found in an absolute path specified in the INCLUDE environment variable.

/HELP	Calls QuickHelp for help on PWBRMAKE.
/lu	Includes unreferenced symbols.
/n	Forces a nonincremental build and prevents truncation of .SBR files.
/o <i>filename</i>	Specifies a name for the database file.
/v	Displays verbose output.
?/?	Displays a brief summary of PWBRMAKE command-line syntax.

QuickHelp

The QuickHelp utility displays online help files. All MASM reserved words and error messages can be used for *topic*.

Command-Line Syntax

QH [*options*][*topic*]

Options

Option	Action
/d <i>filename</i>	Specifies either a specific database name or a path where the databases are found.
/l <i>number</i>	Specifies the number of lines the QuickHelp window should occupy.
/m <i>number</i>	Changes the screen mode to display the specified number of lines, where <i>number</i> is in the range 25 to 60.
/p <i>filename</i>	Sets the name of the paste file.
/pa [<i>filename</i>]	Specifies that pasting operations are appended to the current paste file (rather than overwriting the file).
/q	Prevents the version box from being displayed when QuickHelp is installed as a keyboard monitor.
/r <i>command</i>	Specifies the command that QuickHelp should execute when the right mouse button is pressed. The <i>command</i> can be one of the following letters: <ul style="list-style-type: none"> l Display last topic i Display history of help topics w Hide window b Display previous topic e Find next topic t Display contents

<i>/s</i>	Specifies that clicking the mouse above or below the scroll box causes QuickHelp to scroll by lines rather than by pages.
<i>/sgnumber</i>	Specifies the number of screen groups that QuickHelp should monitor, where <i>number</i> is in the range 1 to 12. This option is valid only when QuickHelp is detached from an OS/2 protected-mode screen group.
<i>/t name</i>	Directs QuickHelp to copy the specified section of the given topic to the current paste file and exit. The <i>name</i> may be <ul style="list-style-type: none"> All Paste the entire topic Syntax Paste the syntax only Example Paste the example only If the topic is not found, QuickHelp returns an exit code of 1.
<i>/u</i>	Specifies that QuickHelp is being run by a utility. If the topic specified on the command line is not found, QuickHelp immediately exits with an exit code of 3.

Environment Variables

Variable	Description
HELPPFILES	Specifies path of help files or list of help filenames.
QH	Specifies default command-line options.
TMP	Specifies directory of default paste file.

RM

The RM utility moves a file to a hidden DELETED subdirectory of the directory containing the file. Use the UNDEL utility to recover the file and the EXP utility to expunge the hidden file.

Command-Line Syntax

RM [*options*] [*files*]

Options

Option	Action
/F	Deletes read-only files without prompting.
/HELP	Calls QuickHelp for help on RM.
/I	Inquires for permission before removing each file.
/K	Keeps read-only files without prompting.
/R <i>directory</i>	Recurse into subdirectories of the specified directory.
/?	Displays a brief summary of RM command-line syntax.

UNDEL

The UNDEL utility moves a file from a hidden DELETED subdirectory to the parent directory. UNDEL is used along with EXP and RM to manage backup files.

Command-Line Syntax

UNDEL [{*option* | *files*}]

Options

Option	Action
/HELP	Calls QuickHelp for help on UNDEL.
/?	Displays a brief summary of UNDEL command-line syntax.

Directives



Topical Cross-Reference for Directives

Simplified Segment

.MODEL
.STARTUP
.EXIT
.CODE
.STACK
.DATA
.DATA?
.FARDATA
.FARDATA?
.CONST
.DOSSEG

Segment

SEGMENT
ENDS
GROUP
ASSUME
END
.ALPHA
.DOSSEG
.SEQ

Conditional Assembly

IF
IFE
IFB/IFNB
IFDEF/IFNDEF
IFDIF/IFDIFI
IFIDN/IFIDNI
ELSE
ENDIF

Macros

MACRO
LOCAL
PURGE
GOTO
ENDM
EXITM

Data Allocation

BYTE/SBYTE
WORD/SWORD
DWORD/SDWORD
FWORD
QWORD
TBYTE
LABEL
ALIGN
EVEN
ORG
REAL4
REAL8
REAL10

Code Labels

LABEL
ALIGN
EVEN
ORG

Scope

PUBLIC
EXTERNDEF
EXTERN
COMM
INCLUDELIB

Structure and Record

RECORD
STRUCT
UNION
ENDS
TYPEDEF

String

CATSTR
SIZESTR
SUBSTR
INSTR

Equates

EQU
=
TEXTEQU

Repeat Blocks

REPEAT
WHILE
FOR
FORC
ENDM
GOTO

Conditional Control Flow

.IF
.ELSE
.ELSEIF
.ENDIF
.WHILE
.ENDW
.REPEAT
.UNTIL/
.UNTILCXZ
.BREAK
.CONTINUE

Listing Control

TITLE
SUBTITLE
PAGE
.LIST
.NOLIST
.LISTIF
.NOLISTIF
.TFCOND
.LISTMACROALL
.NOLISTMACRO
.LISTMACRO
.CREF
.NOCREF
.LISTALL

Conditional Error

.ERR
.ERRE
.ERRNZ
.ERRB
.ERRNB
.ERRDEF
.ERRNDEF
.ERRDIF/.ERRDIFI
.ERRIDN/.ERRIDNI

Processor

.8086	.486
.186	.486P
.286	.8087
.286P	.287
.386	.387
.386P	.NO87

Procedures

PROC
ENDP
PROTO
INVOKE
USES

Miscellaneous

OPTION
COMMENT
ECHO
.RADIX
END
PUSHCONTEXT
POPCONTEXT
INCLUDE
INCLUDELIB
ASSUME

Directives

name = expression

Assigns the numeric value of *expression* to *name*. The symbol may be redefined later.

.186

Enables assembly of instructions for the 80186 processor; disables assembly of instructions introduced with later processors. Also enables 8087 instructions.

.286

Enables assembly of nonprivileged instructions for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

.286P

Enables assembly of all instructions (including privileged) for the 80286 processor; disables assembly of instructions introduced with later processors. Also enables 80287 instructions.

.287

Enables assembly of instructions for the 80287 coprocessor; disables assembly of instructions introduced with later coprocessors.

.386

Enables assembly of nonprivileged instructions for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.

.386P

Enables assembly of all instructions (including privileged) for the 80386 processor; disables assembly of instructions introduced with later processors. Also enables 80387 instructions.

.387

Enables assembly of instructions for the 80387 coprocessor.

.486

Enables assembly of nonprivileged instructions for the 80486 processor.

.486P

Enables assembly of all instructions (including privileged) for the 80486 processor.

.8086

Enables assembly of 8086 instructions (and the identical 8088 instructions); disables assembly of instructions introduced with later processors. Also enables 8087 instructions. This is the default mode for processors.

.8087

Enables assembly of 8087 instructions; disables assembly of instructions introduced with later coprocessors. This is the default mode for coprocessors.

ALIGN [*number*]

Aligns the next variable or instruction on a byte that is a multiple of *number*.

.ALPHA

Orders segments alphabetically.

ASSUME *segregister:name* [, *segregister:name*]...

ASSUME *dataregister:type* [, *dataregister:type*]...

ASSUME *register:ERROR* [, *register:ERROR*]...

ASSUME [*register:*] **NOTHING** [, *register:NOTHING*]...

Enables error-checking for register values. After an **ASSUME** is put into effect, the assembler watches for changes to the values of the given registers. **ERROR** generates an error if the register is used at all. **NOTHING** removes register error-checking. You can combine different kinds of assumptions in one statement.

.BREAK [**.IF** *condition*]

Generates code to terminate a **.WHILE** or **.REPEAT** block if *condition* is true.

[*name*] **BYTE** *initializer* [, *initializer*]...

Allocates and optionally initializes a byte of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **CATSTR** [*textitem1* [, *textitem2*]...]]

Concatenates text items. Each text item can be a literal string, a constant preceded by a %, or the string returned by a macro function.

.CODE [*name*]

When used with **.MODEL**, indicates the start of a code segment called *name* (the default segment name is `_TEXT` for tiny, small, compact, and flat models, or `module_TEXT` for other models).

COMM *definition* [, *definition*]...

Creates a communal variable with the attributes specified in *definition*. Each *definition* has the following form:

[*langtype*] [**NEAR** | **FAR**] *label:type[:count]*

The *label* is the name of the variable. The *type* can be any type specifier (**BYTE**, **WORD**, etc.) or an integer specifying the number of bytes. The *count* specifies the number of data objects (one is the default).

COMMENT *delimiter* [*text*]

[*text*]

[*text*] *delimiter* [*text*]

Treats all *text* between or on the same line as the delimiters as a comment.

.CONST

When used with **.MODEL**, starts a constant data segment (with segment name **CONST**). This segment has the read-only attribute.

.CONTINUE [**.IF** *condition*]

Generates code to jump to the top of a **.WHILE** or **.REPEAT** block if *condition* is true.

.CREF

Enables listing of symbols in the symbol portion of the symbol table and browser file.

.DATA

When used with **.MODEL**, starts a near data segment for initialized data (segment name **_DATA**).

.DATA?

When used with **.MODEL**, starts a near data segment for uninitialized data (segment name **_BSS**).

.DOSSEG

Orders the segments according to the DOS segment convention: **CODE** first, then segments not in **DGROUP**, and then segments in **DGROUP**. The segments in **DGROUP** follow this order: segments not in **BSS** or **STACK**, then **BSS** segments, and finally **STACK** segments. Primarily used for ensuring CodeView support in MASM stand-alone programs. Same as **DOSSEG**.

DOSSEG

Identical to **.DOSSEG**, which is the preferred form.

DB

Can be used to define data like **BYTE**.

DD

Can be used to define data like **DWORD**.

DF

Can be used to define data like **WORD**.

DQ

Can be used to define data like **QWORD**.

DT

Can be used to define data like **TBYTE**.

DW

Can be used to define data like **WORD**.

[name] **DWORD** *initializer* [**,** *initializer*]...

Allocates and optionally initializes a doubleword (4 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

ECHO *message*

Displays *message* to the standard output device (by default, the screen). Same as **%OUT**.

.ELSE

See **.IF**.

ELSE

Marks the beginning of an alternate block within a conditional block. See **IF**.

END [*address*]

Marks the end of a module and, optionally, sets the program entry point to *address*.

.ENDIF

See **.IF**.

ENDIF

See **IF**.

ENDM

Terminates a macro or repeat block. See **MACRO**, **FOR**, **FORC**, **REPEAT**, or **WHILE**.

name **ENDP**

Marks the end of procedure *name* previously begun with **PROC**. See **PROC**.

name **ENDS**

Marks the end of segment, structure, or union *name* previously begun with **SEGMENT**, **STRUCT**, **UNION**, or a simplified segment directive.

.ENDW

See **.WHILE**.

name **EQU** *expression*

Assigns numeric value of *expression* to *name*. The *name* cannot be redefined later.

name **EQU** <*text*>

Assigns specified *text* to *name*. The *name* can be assigned a different *text* later. See **TEXTEQU**.

.ERR [*message*]

Generates an error.

.ERRB <*textitem*> [, *message*]

Generates an error if *textitem* is blank.

.ERRDEF *name* [, *message*]

Generates an error if *name* is a previously defined label, variable, or symbol.

.ERRDIF[**I**] <*textitem1*>, <*textitem2*> [, *message*]

Generates an error if the text items are different. If **I** is given, the comparison is case insensitive.

.ERRE *expression* [, *message*]

Generates an error if *expression* is false (0).

- .ERRIDN**[[**I**] <*textitem1*>, <*textitem2*> [, *message*]
 Generates an error if the text items are identical. If **I** is given, the comparison is case insensitive.
- .ERRNB** <*textitem*> [, *message*]
 Generates an error if *textitem* is not blank.
- .ERRNDEF** *name* [, *message*]
 Generates an error if *name* has not been defined.
- .ERRNZ** *expression* [, *message*]
 Generates an error if *expression* is true (nonzero).
- EVEN**
 Aligns the next variable or instruction on an even byte.
- .EXIT** [*expression*]
 Generates termination code. Returns optional *expression* to shell.
- EXITM** [*expression*]
 Terminates expansion of the current repeat or macro block and begins assembly of the next statement outside the block. In a macro function, *expression* is the value returned.
- EXTERN** [[*langtype*] *name* [(*altid*)] :*type* [, [*langtype*] *name* [(*altid*)] :*type*]...
 Defines one or more external variables, labels, or symbols called *name* whose type is *type*. The *type* can be **ABS**, which imports *name* as a constant. Same as **EXTRN**.
- EXTERNDEF** [[*langtype*] *name*:*type* [, [*langtype*] *name*:*type*]...
 Defines one or more external variables, labels, or symbols called *name* whose type is *type*. If *name* is defined in the module, it is treated as **PUBLIC**. If *name* is referenced in the module, it is treated as **EXTERN**. If *name* is not referenced, it is ignored. The *type* can be **ABS**, which imports *name* as a constant. Normally used in include files.
- EXTRN**
 See **EXTERN**.
- .FARDATA** [*name*]
 When used with **.MODEL**, starts a far data segment for initialized data (segment name **FAR_DATA** or *name*).
- .FARDATA?** [*name*]
 When used with **.MODEL**, starts a far data segment for uninitialized data (segment name **FAR_BSS** or *name*).
- FOR** *parameter* [:**REQ** | :=*default*] , <*argument* [, *argument*]....>
statements
- ENDM**
 Marks a block that will be repeated once for each *argument*, with the current *argument* replacing *parameter* on each repetition. Same as **IRP**.

FORC *parameter*, <*string*>
statements

ENDM

Marks a block that will be repeated once for each character in *string*, with the current character replacing *parameter* on each repetition. Same as **IRPC**.

[*name*] **FWORD** *initializer* [, *initializer*]...

Allocates and optionally initializes 6 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

GOTO *macrolabel*

Transfers assembly to the line marked *macrolabel*. **GOTO** is permitted only inside **MACRO**, **FOR**, **FORC**, **REPEAT**, and **WHILE** blocks. The label must be the only directive on the line and must be preceded by a leading colon.

name **GROUP** *segment* [, *segment*]...

Add the specified *segments* to the group called *name*.

.IF *condition1*
statements

[**.ELSEIF** *condition2*
statements]

[**.ELSE**
statements]

.ENDIF

Generates code that tests *condition1* (for example, $AX > 7$) and executes the *statements* if that condition is true. If an **.ELSE** follows, its statements are executed if the original condition was false. Note: The conditions are evaluated at run time.

IF *expression1*
ifstatements

[**ELSEIF** *expression2*
elseifstatements]

[**ELSE**
elsestatements]

ENDIF

Grants assembly of *ifstatements* if *expression1* is true (nonzero) or *elseifstatements* if *expression1* is false (0) and *expression2* is true. The following directives may be substituted for **ELSEIF**: **ELSEIFB**, **ELSEIFDEF**, **ELSEIFDIF**, **ELSEIFDIFI**, **ELSEIFE**, **ELSEIFIDN**, **ELSEIFIDNI**, **ELSEIFNB**, and **ELSEIFNDEF**. Optionally, assembles *elsestatements* if the previous expression is false. Note: The expressions are evaluated at assembly time.

IFB *textitem*

Grants assembly if *textitem* is blank. See **IF** for complete syntax.

IFDEF *name*

Grants assembly if *name* is a previously defined label, variable, or symbol. See **IF** for complete syntax.

IFDIF**[I]** *textitem1, textitem2*

Grants assembly if the text items are different. If **I** is given, the comparison is case insensitive. See **IF** for complete syntax.

IFE *expression*

Grants assembly if *expression* is false (0). See **IF** for complete syntax.

IFIDN**[I]** *textitem1, textitem2*

Grants assembly if the text items are identical. If **I** is given, the comparison is case insensitive. See **IF** for complete syntax.

IFNB *textitem*

Grants assembly if *textitem* is not blank. See **IF** for complete syntax.

IFNDEF *name*

Grants assembly if *name* has not been defined. See **IF** for complete syntax.

INCLUDE *filename*

Inserts source code from the source file given by *filename* into the current source file during assembly. The *filename* must be enclosed in angle brackets if it includes a backslash, semicolon, greater-than symbol, less-than symbol, single quotation mark, or double quotation mark.

INCLUDELIB *libraryname*

Informs the linker that the current module should be linked with *libraryname*. The *libraryname* must be enclosed in angle brackets if it includes a backslash, semicolon, greater-than symbol, less-than symbol, single quotation mark, or double quotation mark.

name **INSTR** **[position,]** *textitem1, textitem2*

Finds the first occurrence of *textitem2* in *textitem1*. The starting *position* is optional. Each text item can be a literal string, a constant preceded by a %, or the string returned by a macro function.

INVOKE *expression* **[, arguments]**

Calls the procedure at the address given by *expression*, passing the arguments on the stack or in registers according to the standard calling conventions of the language type. Each argument passed to the procedure may be an expression, a register pair, or an address expression (an expression preceded by **ADDR**).

IRP

See **FOR**.

IRPC

See **FORC**.

name **LABEL** *type*

Creates a new label by assigning the current location-counter value and the given *type* to *name*.

name **LABEL** [**NEAR** | **FAR** | **PROC**] **PTR** [*type*]

Creates a new label by assigning the current location-counter value and the given *type* to *name*.

.LALL

See **.LISTMACROALL**.

.LFCOND

See **.LISTIF**.

.LIST

Starts listing of statements. This is the default.

.LISTALL

Starts listing of all statements. Equivalent to the combination of **.LIST**, **.LISTIF**, and **.LISTMACROALL**.

.LISTIF

Starts listing of statements in false conditional blocks. Same as **.LFCOND**.

.LISTMACRO

Starts listing of macro expansion statements that generate code or data. This is the default. Same as **.XALL**.

.LISTMACROALL

Starts listing of all statements in macros. Same as **.LALL**.

LOCAL *localname* [, *localname*]..

Within a macro, **LOCAL** defines labels that are unique to each instance of the macro.

LOCAL *label* [[*count*]] [*type*] [, *label* [[*count*]] [*type*]]..

Within a procedure definition (**PROC**), **LOCAL** creates stack-based variables that exist for the duration of the procedure. The *label* may be a simple variable or an array containing *count* elements.

name **MACRO** [*parameter* [:**REQ** | :=*default* | :**VARARG**]]..

statements

ENDM [*value*]

Marks a macro block called *name* and establishes *parameter* placeholders for arguments passed when the macro is called. A macro function returns *value* to the calling statement.

.MODEL *memorymodel* [, *langtype*] [, *ostype*] [, *stackoption*]

Initializes the program memory model. The *memorymodel* may be **TINY**, **SMALL**, **COMPACT**, **MEDIUM**, **LARGE**, **HUGE**, or **FLAT**. The *langtype* may be **C**, **BASIC**, **FORTRAN**, **PASCAL**, **SYSCALL**, or **STDCALL**. The *ostype* may be **OS_DOS** or **OS_OS2**. The *stackoption* may be **NEARSTACK** or **FARSTACK**.

NAME *modulename*

Ignored in version 6.0.

.NO87

Disallows assembly of all floating-point instructions.

.NOCREF [*name*[, *name*]...]

Suppresses listing of symbols in the symbol table and browser file. If names are specified, only the given names are suppressed. Same as **.XCREF**.

.NOLIST

Suppresses program listing. Same as **.XLIST**.

.NOLISTIF

Suppresses listing of conditional blocks whose condition evaluates to false (0). This is the default. Same as **.SFCOND**.

.NOLISTMACRO

Suppresses listing of macro expansions. Same as **.SALL**.

OPTION *optionlist*

Enables and disables features of the assembler. Available options include **CASEMAP**, **DOTNAME**, **NODOTNAME**, **EMULATOR**, **NOEMULATOR**, **EPILOGUE**, **EXPR16**, **EXPR32**, **LANGUAGE**, **LJMP**, **NOLJMP**, **M510**, **NOM510**, **NOKEYWORD**, **NOSIGNEXTEND**, **OFFSET**, **OLDMACROS**, **NOOLDMACROS**, **OLDSTRUCTS**, **NOOLDSTRUCTS**, **PROC**, **PROLOGUE**, **READONLY**, **NOREADONLY**, **SCOPED**, **NOSCOPED**, and **SEGMENT**.

ORG *expression*

Sets the location counter to *expression*.

%OUT

See **ECHO**.

PAGE [[*length*], *width*]

Sets line *length* and character *width* of the program listing. If no arguments are given, generates a page break.

PAGE +

Increments the section number and resets the page number to 1.

POPCONTEXT *context*

Restores part or all of the current *context* (saved by the **PUSHCONTEXT** directive). The *context* can be **ASSUMES**, **RADIX**, **LISTING**, **CPU**, or **ALL**.

label **PROC** [*distance*] [*langtype*] [*visibility*] [*<prologuearg>*]

[USES *reglist*] [, *parameter* [:*tag*]]...
statements

label **ENDP**

Marks start and end of a procedure block called *label*. The statements in the block can be called with the **CALL** instruction or **INVOKE** directive.

label **PROTO** [*distance*] [*langtype*] [, [*parameter*]:*tag*]..
Prototypes a function.

PUBLIC [*langtype*] *name* [, [*langtype*] *name*]..
Makes each variable, label, or absolute symbol specified as *name* available to all other modules in the program.

PURGE *macroname* [, *macroname*]..
Deletes the specified macros from memory.

PUSHCONTEXT *context*
Saves part or all of the current *context*: segment register assumes, radix value, listing and cref flags, or processor/coprocessor values. The *context* can be **ASSUMES**, **RADIX**, **LISTING**, **CPU**, or **ALL**.

[*name*] **QWORD** *initializer* [, *initializer*]..
Allocates and optionally initializes 8 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

.RADIX *expression*
Sets the default radix, in the range 2 to 16, to the value of *expression*.

name **REAL4** *initializer* [, *initializer*]..
Allocates and optionally initializes a single-precision (4-byte) floating-point number for each *initializer*.

name **REAL8** *initializer* [, *initializer*]..
Allocates and optionally initializes a double-precision (8-byte) floating-point number for each *initializer*.

name **REAL10** *initializer* [, *initializer*]..
Allocates and optionally initializes a 10-byte floating-point number for each *initializer*.

recordname **RECORD** *fieldname:width* [= *expression*]
[, *fieldname:width* [= *expression*]]..
Declares a record type consisting of the specified fields. The *fieldname* names the field, *width* specifies the number of bits, and *expression* gives its initial value.

.REPEAT
statements

.UNTIL *condition*
Generates code that repeats execution of the block of *statements* until *condition* becomes true. **.UNTILCXZ**, which becomes true when CX is zero, may be substituted for **.UNTIL**. The *condition* is optional with **.UNTILCXZ**.

REPEAT *expression*
statements

ENDM
Marks a block that is to be repeated *expression* times. Same as **REPT**.

REPT

See REPEAT.

.SALL

See .NOLISTMACRO.

name **SBYTE** *initializer* [, *initializer*]...

Allocates and optionally initializes a signed byte of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **SDWORD** *initializer* [, *initializer*]...

Allocates and optionally initializes a signed doubleword (4 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **SEGMENT** [**READONLY**] [*align*] [*combine*] [*use*] [*'class'*]
statements

name **ENDS**

Defines a program segment called *name* having segment attributes *align* (**BYTE**, **WORD**, **DWORD**, **PARA**, **PAGE**), *combine* (**PUBLIC**, **STACK**, **COMMON**, **MEMORY**, **AT** *address*, **PRIVATE**), *use* (**USE16**, **USE32**, **FLAT**), and *class*.

.SEQ

Orders segments sequentially (the default order).

.SFCOND

See .NOLISTIF.

name **SIZESTR** *textitem*

Finds the size of a text item.

.STACK [*size*]

When used with **.MODEL**, defines a stack segment (with segment name **STACK**). The optional *size* specifies the number of bytes for the stack (default 1,024). The **.STACK** directive automatically closes the stack statement.

.STARTUP

Generates program start-up code.

STRUC

See **STRUCT**.

name **STRUCT** [*alignment*] [, **NONUNIQUE**]
fielddeclarations

name **ENDS**

Declares a structure type having the specified *fielddeclarations*. Each field must be a valid data definition. Same as **STRUCT**.

name **SUBSTR** *textitem*, *position* [, *length*]

Returns a substring of *textitem*, starting at *position*. The *textitem* can be a literal string, a constant preceded by a %, or the string returned by a macro function.

SUBTITLE *text*

Defines the listing subtitle. Same as **SUBTTL**.

SUBTTL

See **SUBTITLE**.

name **SWORD** *initializer* [, *initializer*]..

Allocates and optionally initializes a signed word (2 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

[*name*] **TBYTE** *initializer* [, *initializer*]..

Allocates and optionally initializes 10 bytes of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

name **TEXTEQU** [*textitem*]

Assigns *textitem* to *name*. The *textitem* can be a literal string, a constant preceded by a %, or the string returned by a macro function.

.TFCOND

Toggles listing of false conditional blocks.

TITLE *text*

Defines the program listing title.

name **TYPEDEF** *type*

Defines a new type called *name*, which is equivalent to *type*.

name **UNION** [*alignment*] [, **NONUNIQUE**]
fielddeclarations

[*name*] **ENDS**

Declares a union of one or more data types. The *fielddeclarations* must be valid data definitions. Omit the **ENDS** *name* label on nested **UNION** definitions.

.UNTIL

See **.REPEAT**.

.UNTILCXZ

See **.REPEAT**.

.WHILE *condition*
statements

.ENDW

Generates code that executes the block of *statements* while *condition* remains true.

WHILE *expression*
statements

ENDM

Repeats assembly of block *statements* as long as *expression* remains true.

`[[name]] WORD initializer [[, initializer]]..`

Allocates and optionally initializes a word (2 bytes) of storage for each *initializer*. Can also be used as a type specifier anywhere a type is legal.

.XALL

See **.LISTMACRO**.

.XCREF

See **.NOCREF**.

.XLIST

See **.NOLIST**.

Symbols and Operators

Predefined Symbols
Operators
Run-Time Operators



Topical Cross-Reference for Symbols

Segment Information

@code
@CodeSize
@CurSeg
@data
@DataSize
@fardata
@fardata?
@Model
@stack
@WordSize

Macro Functions

@CatStr
@InStr
@SizeStr
@SubStr

Environment Information

@Cpu
@Environ
@Interface
@Version

Date and Time Information

@Date
@Time

File Information

@FileCur
@FileName
@Line

Miscellaneous

\$
?
@@:
@B
@F

Topical Cross-Reference for Operators

Arithmetic

+ MOD
- .
* []
/

Macro

<> %
! &
::

Relational

EQ GE
NE LT
GT LE

Logical and Shift

AND
OR
XOR
NOT
SHL
SHR

Record

MASK
WIDTH

Segment

:
SEG
OFFSET
LROFFSET

Type

HIGH
HIGHWORD
LOW
LOWWORD
PTR
SHORT
SIZE
SIZEOF
LENGTH
LENGTHOF
THIS
TYPE
OPATTR

Control Flow

! ==
!= >=
&& <=
|| >
& <

Miscellaneous

: :
DUP ::
" " ""
CARRY?
OVERFLOW?
PARITY?
SIGN?
ZERO?

Predefined Symbols

\$

The current value of the location counter.

?

In data declarations, a value that the assembler allocates but does not initialize.

@@:

Defines a local code label. Overrides any previous **@@:** labels. See **@B** and **@F**.

@B

The location of the previous **@@:** label.

@CatStr(*string1* [, *string2...*])

Macro function that concatenates one or more strings. Returns a string.

@code

The name of the code segment (text macro).

@CodeSize

0 for **TINY**, **SMALL**, **COMPACT**, and **FLAT** models, and 1 for **MEDIUM**, **LARGE**, and **HUGE** models (numeric equate).

@Cpu

A bit mask specifying the processor mode (numeric equate).

@CurSeg

The name of the current segment (text macro).

@data

The name of the default data group. Evaluates to **DGROUP** for all models except **FLAT**. Evaluates to **FLAT** under the **FLAT** memory model (text macro).

@DataSize

0 for **TINY**, **SMALL**, **MEDIUM**, and **FLAT** models, 1 for **COMPACT** and **LARGE** models, and 2 for **HUGE** model (numeric equate).

@Date

The system date in the format mm/dd/yy (text macro).

@Environ(*envvar*)

Value of environment variable *envvar* (macro function).

@F

The location of the next **@@:** label.

@fardata

The name of the segment defined by the **.FARDATA** directive (text macro).

@fardata?

The name of the segment defined by the **.FARDATA?** directive (text macro).

@FileCur

The name of the current file (text macro).

@FileName

The base name of the main file being assembled (text macro).

@InStr([*position*], *string1*, *string2*)

Macro function that finds the first occurrence of *string2* in *string1*. The starting position within *string1* is optional. Returns an integer (0 if *string2* is not found).

@Interface

Information about the language parameters (numeric equate).

@Line

The source line number in the current file (numeric equate).

@Model

1 for **TINY** model, 2 for **SMALL** model, 3 for **COMPACT** model, 4 for **MEDIUM** model, 5 for **LARGE** model, 6 for **HUGE** model, and 7 for **FLAT** model (numeric equate).

@SizeStr(*string*)

Macro function that returns the length of the given string. Returns an integer.

@SubStr(*string*, *position* [, *length*])

Macro function that returns a substring starting at *position*.

@stack

DGROUP for near stacks or STACK for far stacks (text macro).

@Time

The system time in 24-hour hh:mm:ss format (text macro).

@Version

600 in MASM 6.0 (text macro).

@WordSize

2 for a 16-bit segment or 4 for a 32-bit segment (numeric equate).

Operators

expression1 + *expression2*

Returns *expression1* plus *expression2*.

expression1 – *expression2*

Returns *expression1* minus *expression2*.

expression1 * *expression2*

Returns *expression1* times *expression2*.

expression1 / *expression2*

Returns *expression1* divided by *expression2*.

–*expression*

Reverses the sign of *expression*.

[[*expression1*]] [*expression2*]

Returns *expression1* plus [*expression2*].

segment: *expression*

Overrides the default segment of *expression* with *segment*. The *segment* can be a segment register, group name, segment name, or segment expression. The *expression* must be a constant.

expression.*field* [.,*field*]..

Returns *expression* plus the offset of *field* within its structure or union.

[*register*].*field* [.,*field*]..

Returns value at the location pointed to by *register* plus the offset of *field* within its structure or union.

<*text*>

Treats *text* as a single literal element.

“*text*”

Treats “*text*” as a string.

'*text*'

Treats '*text*' as a string.

!*character*

Treats *character* as a literal character rather than as an operator or symbol.

;*text*

Treats *text* as a comment.

;;*text*

Treats *text* as a comment that will not be listed in expanded macros.

%*expression*

Treats the value of *expression* in a macro argument as text.

¶meter&

Replaces *parameter* with its corresponding argument value.

ABS

See the **EXTERNDEF** directive.

ADDR

See the **INVOKE** directive.

expression1 **AND** *expression2*

Returns the result of a bitwise Boolean AND done on *expression1* and *expression2*.

count **DUP** (*initialvalue* [, *initialvalue*]...)

Specifies *count* number of declarations of *initialvalue*.

expression1 **EQ** *expression2*

Returns true (-1) if *expression1* equals *expression2*, or returns false (0) if it does not.

expression1 **GE** *expression2*

Returns true (-1) if *expression1* is greater than or equal to *expression2*, or returns false (0) if it is not.

expression1 **GT** *expression2*

Returns true (-1) if *expression1* is greater than *expression2*, or returns false (0) if it is not.

HIGH *expression*

Returns the high byte of *expression*.

HIGHWORD *expression*

Returns the high word of *expression*.

expression1 **LE** *expression2*

Returns true (-1) if *expression1* is less than or equal to *expression2*, or returns false (0) if it is not.

LENGTH *variable*

Returns the number of data items in *variable* created by the first initializer.

LENGTHOF *variable*

Returns the number of data objects in *variable*.

LOW *expression*

Returns the low byte of *expression*.

LOWWORD *expression*

Returns the low word of *expression*.

LROFFSET *expression*

Returns the offset of *expression*. Same as **OFFSET**, but it generates a loader resolved offset, which allows Windows to relocate code segments.

expression1 **LT** *expression2*

Returns true (-1) if *expression1* is less than *expression2*, or returns false (0) if it is not.

MASK {*recordfieldname* | *record*}
Returns a bit mask in which the bits in *recordfieldname* or *record* are set and all other bits are cleared.

expression1 **MOD** *expression2*
Returns the remainder of dividing *expression1* by *expression2*.

expression1 **NE** *expression2*
Returns true (-1) if *expression1* does not equal *expression2*, or returns false (0) if it does.

NOT *expression*
Returns *expression* with all bits reversed.

OFFSET *expression*
Returns the offset of *expression*.

OPATTR *expression*
Returns a word defining the mode and scope of *expression*. The low byte is identical to the byte returned by **.TYPE**. The high byte contains additional information.

expression1 **OR** *expression2*
Returns the result of a bitwise OR done on *expression1* and *expression2*.

type **PTR** *expression*
Forces the *expression* to be treated as having the specified *type*.

[[*distance*]] **PTR** *type*
Specifies a pointer to *type*.

SEG *expression*
Returns the segment of *expression*.

expression **SHL** *count*
Returns the result of shifting the bits of *expression* left *count* number of bits.

SHORT *label*
Sets the type of *label* to short. All jumps to *label* must be short (within the range -128 to +127 bytes from the jump instruction to *label*).

expression **SHR** *count*
Returns the result of shifting the bits of *expression* right *count* number of bits.

SIZE *variable*
Returns the number of bytes in *variable* allocated by the first initializer.

SIZEOF {*variable* | *type*}
Returns the number of bytes in *variable* or *type*.

THIS *type*
Returns an operand of specified *type* whose offset and segment values are equal to the current location-counter value.

.TYPE *expression*

See **OPATTR**.

TYPE *expression*

Returns the type of *expression*.

WIDTH {*recordfieldname* | *record*}

Returns the width in bits of the current *recordfieldname* or *record*.

expression1 **XOR** *expression2*

Returns the result of a bitwise Boolean XOR done on *expression1* and *expression2*.

Run-Time Operators

The following operators are used only within **.IF**, **.WHILE**, or **.REPEAT** blocks and are evaluated at run time, not at assembly time:

expression1 == expression2

Is equal to.

expression1 != expression2

Is not equal to.

expression1 > expression2

Is greater than.

expression1 >= expression2

Is greater than or equal to.

expression1 < expression2

Is less than.

expression1 <= expression2

Is less than or equal to.

expression1 || expression2

Logical OR.

expression1 && expression2

Logical AND.

expression1 & expression2

Bitwise AND.

!expression

Logical negation.

CARRY?

Carry (C) processor flag.

OVERFLOW?

Overflow (O) processor flag.

PARITY?

Parity (P) processor flag.

SIGN?

Sign (S) processor flag.

ZERO?

Zero (Z) processor flag.

Processor

Interpreting Processor Instructions

- Flags

- Syntax

- Examples

- Clock Speeds

 - Timings on the 8088 and 8086 Processors

 - Timings on the 80286–80486 Processors

- Interpreting Encodings

- Interpreting 80386/486 Encoding Extensions

 - 16-Bit Encoding

 - 32-Bit Encoding

 - Address-Size Prefix

 - Operand-Size Prefix

 - Encoding Differences for 32-Bit Operations

 - Scaled Index Base Byte

- Instructions

Topical Cross-Reference for Processor

Data Transfer

MOV
MOVS
MOVXS[§]
MOVZX[§]
XCHG
LODS
STOS
LEA
LDS/LES
LFS/LGS/LSS[§]
XLAT/XLATB
BSWAP#
CMPXCHG#
XADD#

Stack

PUSH
PUSHF
PUSHA*
POP
POPF
POPA*
ENTER*
LEAVE*

Input/Output

IN
INS*
OUT
OUTS*

Type

Conversion

CBW
CWD
CWDE[§]
CDQ[§]
BSWAP#

Flag

CLC
CLD
CLI
CMC
STC
STD
STI
POPF
PUSHF
LAHF
SAHF

String

MOVS
LODS
STOS
SCAS
CMPS
INS*
OUTS*
REP
REPE/REPZ
REPNE/REPZ

Arithmetic

ADD
ADC
INC
SUB
SBB
DEC
NEG
IMUL
MUL
DIV
IDIV
XADD#

Bit Operations

AND
OR
XOR
NOT
ROL
ROR
RCL
RCR
SHL/SAL
SHR
SAR
SHLD[§]
SHRD[§]
BSF[§]
BSR[§]
BT[§]
BTC[§]
BTR[§]
BTS[§]

Compare

CMP
CMPS
TEST
BT[§]
BTC[§]
BTR[§]
BTS[§]
CMPXCHG#

Unconditional Transfer

CALL
INT
IRET
RET
RETN/RETF
JMP

Loop

LOOP
LOOPE/LOOPZ
LOOPNE/LOOPNZ
JCXZ/JECXZ

Conditional Transfer

JB/JNAE
JAE/JNB
JBE/JNA
JA/JNBE
JE/JZ
JNE/JNZ
JL/JNGE
JGE/JNL
JLE/JNG
JG/JNLE
JS
JNS
JC
JNC
JO
JNO
JP/JPE
JNP/JPO
JCXZ/JECXZ
INTO
BOUND*

Conditional Set

SETB/SETNAE[§]
SETAE/SETNB[§]
SETBE/SETNA[§]
SETA/SETNBE[§]
SETE/SETZ[§]
SETNE/SETNZ[§]
SETL/SETNGE[§]
SETGE/SETNL[§]
SETLE/SETNG[§]
SETG/SETNLE[§]
SETS[§]
SETNS[§]
SETC[§]
SETNC[§]
SETO[§]
SETNO[§]
SETP/SETPE[§]
SETNP/SETPO[§]

BCD Conversion

AAA
AAS
AAM
AAD
DAA
DAS

Processor Control

NOP
WAIT
LOCK
HLT

Process Control

ARPL[†]
CLTS[†]
LAR[†]
LGDT/LIDT/LLDT[†]
LMSW[†]
LSL[†]
LTR[†]
SGDT/SIDT/SLDT[†]
SMSW[†]
STR[†]
VERR[†]
VERW[†]
MOV *special*[§]
INVD#
INVLPG#
WBINVD#

* 80186—80486 only. † 80286—80486 only.

§ 80386/486 only. # 80486 only.

Interpreting Processor Instructions

This section provides an alphabetical reference to the instructions for the 8086, 8088, 80286, 80386, and 80486 processors. Figure 1 gives a key to each element of the reference.




Figure 1 Instruction Key

Flags

The first row of the display has a one-character abbreviation for the flag name. Only the flags common to all processors are shown.

O	Overflow	T	Trap	A	Auxiliary carry
D	Direction	S	Sign	P	Parity
I	Interrupt	Z	Zero	C	Carry

The second line has codes indicating how the flag can be affected.

1	Sets the flag
0	Clears the flag
?	May change the flag, but the value is not predictable
blank	No effect on the flag
±	Modifies according to the rules associated with the flag

Syntax

Each encoding variation may have different syntaxes corresponding to different addressing modes. The following abbreviations are used:

<i>reg</i>	A general-purpose register of any size
<i>segreg</i>	One of the segment registers: DS, ES, SS, or CS (also FS or GS on the 80386/486)
<i>accum</i>	An accumulator register of any size: AL or AX (also EAX on the 80386/486)
<i>mem</i>	A direct or indirect memory operand of any size
<i>label</i>	A labeled memory location in the code segment
<i>src,dest</i>	A source or destination memory operand used in a string operation
<i>immed</i>	A constant operand

In some cases abbreviations have numeric suffixes to specify that the operand must be a particular size. For example, *reg16* means that only a 16-bit (word) register is accepted.

Examples

One or more examples are shown for each syntax. Their position is not related to the clock speeds in the right column.

Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one clock speed. Multiple speeds are separated by commas. If several speeds are part of an expression, they are enclosed in parentheses. The following abbreviations are used to specify variations:

EA	<u>Effective address.</u> This applies only to the 8088 and 8086 processors, as described in the next section.
b,w,d	<u>Byte, word, or doubleword operands.</u>
pm	<u>Protected mode.</u>
n	<u>Iterations.</u> Repeated instructions may have a base number of clocks plus a number of clocks for each iteration. For example, 8+4n means eight clocks plus four clocks for each iteration.
noj	<u>No jump.</u> For conditional jump instructions, noj indicates the speed if the condition is false and the jump is not taken.
m	<u>Next instruction components.</u> Some control transfer instructions take different times depending on the length of the next instruction executed. On the 8088 and 8086, m is never a factor. On the 80286, m is the number of bytes in the instruction. On the 80386/486, m is the number of components. Each byte of encoding is a component, and the displacement and data are separate components.
W88,88	<u>8088 exceptions.</u> See “Timings on the 8088 and 8086 Processors.”

Clocks can be converted to nanoseconds by dividing one microsecond by the number of megahertz (MHz) at which the processor is running. For example, on a processor running at 8 MHz, one clock takes 125 nanoseconds (1000 MHz per nanosecond / 8 MHz).

The clock counts are for best-case timings. Actual timings vary depending on wait states, alignment of the instruction, the status of the prefetch queue, and other factors.

Timings on the 8088 and 8086 Processors

Because of its 8-bit data bus, the 8088 always requires two fetches to get a 16-bit operand. Instructions that work on 16-bit memory operands therefore take longer on the 8088 than on the 8086. Separate 8088 timings are shown in parentheses following the main timing. For example, 9 (W88=13) means that the 8086 with any operands or the 8088 with byte operands take 9 clocks, but the 8088 with word operands takes 13 clocks. Similarly, 16 (88=24) means that the 8086 takes 16 clocks, but the 8088 takes 24 clocks.

On the 8088 and 8086, the effective address (EA) value must be added for instructions that operate on memory operands. A displacement is any direct memory or constant operand, or any combination of the two. Below are the number of clocks to add for the effective address.

<u>Components</u>	<u>EA Clocks</u>	<u>Examples</u>
Displacement	6	mov ax,stuff mov ax,stuff+2
Base or index	5	mov ax,[bx] mov ax,[di]
Displacement plus base or index	9	mov ax,[bp+8] mov ax,stuff[di]
Base plus index (BP+DI,BX+SI)	7	mov ax,[bx+si] mov ax,[bp+di]
Base plus index (BP+SI,BX+DI)	8	mov ax,[bx+di] mov ax,[bp+si]
Base plus index plus displacement (BP+DI+disp,BX+SI+disp)	11	mov ax,stuff[bx+si] mov ax,[bp+di+8]
Base plus index plus displacement (BP+SI+disp,BX+DI+disp)	12	mov ax,stuff[bx+di] mov ax,[bp+si+20]
Segment override	EA+2	mov ax,es:stuff mov ax,ds:[bp+10]

Timings on the 80286–80486 Processors

On the 80286–80486 processors, the effective address calculation is handled by hardware and is therefore not a factor in clock calculations except in one case. If a memory operand includes all three possible elements—a displacement, a base register, and an index register—then add one clock. On the 80486, the extra clock is not always used. Examples are shown below.

```
mov ax,[bx+di] ;No extra
mov ax,array[bx+di] ;One extra
mov ax,[bx+di+6] ;One extra
```

Note: 80186 and 80188 timings are different from 8088, 8086, and 80286 timings. They are not shown in this manual. Timings are also not shown for protected-mode transfers through gates or for the virtual 8086 mode available on the 80386/486 processors.

Interpreting Encodings

Encodings are shown for each variation of the instruction. This section describes encoding for all processors except the 80386/486. The encodings take the form of boxes filled with 0s and 1s for bits that are constant for the instruction variation, and abbreviations (in italics) for the following variable bits or bitfields:

- d* Direction bit. If set, do memory to register or register to register; the *reg* field is the destination. If cleared, do register to memory; the *reg* field is the source.
- w* Word/byte bit. If set, use 16-bit or 32-bit operands. If cleared, use 8-bit operands.
- s* Sign bit. If set, sign-extend 8-bit immediate data to 16 bits.
- mod* Mode. This two-bit field gives the register/memory mode with displacement. The possible values are shown below.

<i>mod</i>	Meaning
00	This value can have two meanings: If <i>r/m</i> is 110, a direct memory operand is used. If <i>r/m</i> is not 110, the displacement is 0 and an indirect memory operand is used. The operand must be based, indexed, or based indexed.
01	An indirect memory operand is used with an 8-bit displacement.
10	An indirect memory operand is used with a 16-bit displacement.
11	A two-register instruction is used; the <i>reg</i> field specifies the destination and the <i>r/m</i> field specifies the source.

- reg* Register. This three-bit field specifies one of the general-purpose registers:

<i>reg</i>	16/32-bit if <i>w</i> =1	8-bit if <i>w</i> =0
000	AX/EAX	AL
001	CX/ECX	CL
010	DX/EDX	DL
011	BX/EBX	BL
100	SP/ESP	AH
101	BP/EBP	CH
110	SI/ESI	DH
111	DI/EDI	BH

The *reg* field is sometimes used to specify encoding information rather than a register.

sreg Segment register. This field specifies one of the segment registers.

<u>sreg</u>	<u>Register</u>
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS

r/m Register/memory. This three-bit field specifies a register or memory *r/m* operand.

If the *mod* field is 11, *r/m* specifies the source register using the *reg* field codes. Otherwise, the field has one of the following values:

<u>r/m</u>	<u>Operand Address</u>
000	DS:[BX+SI+ <i>disp</i>]
001	DS:[BX+DI+ <i>disp</i>]
010	SS:[BP+SI+ <i>disp</i>]
011	SS:[BP+DI+ <i>disp</i>]
100	DS:[SI+ <i>disp</i>]
101	DS:[DI+ <i>disp</i>]
110	SS:[BP+ <i>disp</i>]*
111	DS:[BX+ <i>disp</i>]

disp Displacement. These bytes give the offset for memory operands. The possible lengths (in bytes) are shown in parentheses.

data Data. These bytes gives the actual value for constant values. The possible lengths (in bytes) are shown in parentheses.

If a memory operand has a segment override, the entire instruction has one of the following bytes as a prefix:

<u>Prefix</u>	<u>Segment</u>
00101110 (2Eh)	CS
00111110 (3Eh)	DS
00100110 (26h)	ES
00110110 (36h)	SS
01100100 (64h)	FS
01100101 (65h)	GS

* If *mod* is 00 and *r/m* is 110, then the operand is treated as a direct memory operand. This means that the operand [BP] is encoded as [BP+0] rather than having a short-form like other register indirect operands. Encoding [BX] takes one byte, but encoding [BP] takes two.

Example

As an example, assume you want to calculate the encoding for the following statement (where `warray` is a 16-bit variable):

```
add warray[bx+di], -3
```

First look up the encoding for the immediate to memory syntax of the **ADD** instruction:

100000sw	mod,000,r/m	disp (0, 1, or 2)	data (0, 1, or 2)
----------	-------------	-------------------	-------------------

Since the destination is a word operand, the *w* bit is set. The 8-bit immediate data must be sign-extended to 16 bits in order to fit into the operand, so the *s* bit is also set. The first byte of the instruction is therefore 10000011 (83h).

Since the memory operand can be anywhere in the segment, it must have a 16-bit offset (displacement). Therefore the *mod* field is 10. The *reg* field is 000, as shown in the encoding. The *r/m* coding for `[bx+di+disp]` is 001. The second byte is 10000001 (81h).

The next two bytes are the offset of `warray`. The low byte of the offset is stored first and the high byte second. For this example, assume that `warray` is located at offset 10EFh.

The last byte of the instruction is used to store the 8-bit immediate value `-3` (FDh). This value is encoded as 8 bits (but sign-extended to 16 bits by the processor).

The encoding is shown below in hexadecimal:

```
83 81 EF 10 FD
```

You can confirm this by assembling the instruction and looking at the resulting assembly listing.


Interpreting 80386/486 Encoding Extensions

This book shows 80386/486 encodings for instructions that are available only on the 80386/486 processors. For other instructions, encodings are shown only for the 16-bit subset available on all processors. This section tells how to convert the 80286 encodings shown in the book to 80386/486 encodings that use extensions such as 32-bit registers and memory operands.


The extended 80386/486 encodings differ in that they can have additional prefix bytes, a Scaled Index Base (SIB) byte, and 32-bit displacement and immediate bytes. Use of these elements is closely tied to the segment word size. The use type of the code segment determines whether the instructions are processed in 32-bit mode (**USE32**) or 16-bit mode (**USE16**). Current versions of MS-DOS® and Microsoft Windows and version 1.x of OS/2 use 16-bit mode only. Version 2.0 of OS/2 uses 32-bit mode.

The bytes that can appear in an instruction encoding are shown below.

16-Bit Encoding



32-Bit Encoding



Additional bytes may be added for a segment prefix, a repeat prefix, or the **LOCK** prefix.

Address-Size Prefix

The address-size prefix determines the segment word size of the operation. It can override the default size for calculating the displacement of memory addresses. The address prefix byte is 67h. The assembler automatically inserts this byte where appropriate.

In 32-bit mode (**USE32** or **FLAT** code segment), displacements are calculated as 32-bit addresses. The effective address-size prefix must be used for any instructions that must calculate addresses as 16-bit displacements. In 16-bit mode the defaults are reversed. The prefix must be used to specify calculation of 32-bit displacements.

Operand-Size Prefix

The operand-size prefix determines the size of operands. It can override the default size of registers or memory operands. The operand-size prefix byte is 66h. The assembler automatically inserts this byte where appropriate.

In 32-bit mode, the default sizes for operands are 8 bits and 32 bits (depending on the *w* bit). For most instructions, the operand-size prefix must be used for any instructions that use 16-bit operands. In 16-bit mode, the default sizes are 8 bits and 16 bits. The prefix must be used for any instructions that use 32-bit operands. Some instructions use 16-bit operands, regardless of mode.


Encoding Differences for 32-Bit Operations

When 32-bit operations are performed, the meaning of certain bits or fields are different than for 16-bit operations. The changes may affect default operations in 32-bit mode, or 16-bit mode operations in which the address-size prefix or the operand-size prefix is used. The following fields may have a different meaning for 32-bit operations than the meaning described in the “Interpreting Encodings” section:

- w* Word/byte bit. If set, use 32-bit operands. If cleared, use 8-bit operands.
- s* Sign bit. If set, sign-extend 8-bit or 16-bit immediate data to 32 bits.
- mod* Mode. This field indicates the register/memory mode. The value 11 still indicates a register-to-register operation with *r/m* containing the code for a 32-bit source register. However, other codes have different meanings as shown in the tables in the next section.
- reg* Register. The codes for 16-bit registers are extended to 32-bit registers. For example, if the *reg* field is 000, EAX is used instead of AX. Use of 8-bit registers is unchanged.
- sreg* Segment register. The 80386 has the following additional segment registers:
- | <i>sreg</i> | <u>Register</u> |
|-------------|-----------------|
| 100 | FS |
| 101 | GS |
- r/m* Register/memory. If the *r/m* field is used for the source register, 32-bit registers are used as for the *reg* field. If the field is used for memory operands, the meaning is completely different than for 16-bit operations, as shown in the tables in the next section.
- disp* Displacement. This field is four bytes for 32-bit addresses.
- data* Data. Immediate data can be up to four bytes.

Scaled Index Base Byte

Many 80386/486 extended memory operands are too complex to be represented by a single *mod-reg-r/m* byte. For these operands, a value of 100 in the *r/m* field signals the presence of a second encoding byte called the Scaled Index Base (SIB) byte. The SIB byte is made up of the following fields:



ss Scaling Field. This two-bit field specifies one of the following scaling factors:

<u><i>ss</i></u>	<u>Scale</u>
00	1
01	2
10	4
11	8

index Index Register. This three-bit field specifies one of the following index registers:

<u><i>index</i></u>	<u>Register</u>
000	EAX
001	ECX
010	EDX
011	EBX
100	no index
101	EBP
110	ESI
111	EDI

Note that ESP cannot be an index register. If the *index* field is 100, then the *ss* field must be 00.

base Base Register. This three-bit field combines with the *mod* field to specify the base register and the displacement. Note that the *base* field only specifies the base when the *r/m* field is 100. Otherwise, the *r/m* field specifies the base.

The possible combinations of the *mod*, *r/m*, *scale*, *index*, and *base* fields are shown below:

Fields for 32-Bit Nonindexed Operands			Fields for 32-Bit Indexed Operands				
<i>mod</i>	<i>r/m</i>	Operand	<i>mod</i>	<i>r/m</i>	<i>base</i>	Operand	
00	000	DS:[EAX]	}	00	100	000	DS:[EAX+(scale*index)]
00	001	DS:[ECX]		00	100	001	DS:[ECX+(scale*index)]
00	010	DS:[EDX]		00	100	010	DS:[EDX+(scale*index)]
00	011	DS:[EBX]		00	100	011	DS:[EBX+(scale*index)]
00	100	SIB used		00	100	100	SS:[ESP+(scale*index)]
00	101	DS:[disp32]†		00	100	101	DS:[disp32+(scale*index)]†
00	110	DS:[ESI]		00	100	110	DS:[ESI+(scale*index)]
00	111	DS:[EDI]	00	100	111	DS:[EDI+(scale*index)]	
01	000	DS:[EAX+disp8]	}	01	100	000	DS:[EAX+(scale*index)+disp8]
01	001	DS:[ECX+disp8]		01	100	001	DS:[ECX+(scale*index)+disp8]
01	010	DS:[EDX+disp8]		01	100	010	DS:[EDX+(scale*index)+disp8]
01	011	DS:[EBX+disp8]		01	100	011	DS:[EBX+(scale*index)+disp8]
01	100	SIB used		01	100	100	SS:[ESP+(scale*index)+disp8]
01	101	SS:[EBP+disp8]		01	100	101	SS:[EBP+(scale*index)+disp8]
01	110	DS:[ESI+disp8]		01	100	110	DS:[ESI+(scale*index)+disp8]
01	111	DS:[EDI+disp8]	01	100	111	DS:[EDI+(scale*index)+disp8]	
10	000	DS:[EAX+disp32]	}	10	100	000	DS:[EAX+(scale*index)+disp32]
10	001	DS:[ECX+disp32]		10	100	001	DS:[ECX+(scale*index)+disp32]
10	010	DS:[EDX+disp32]		10	100	010	DS:[EDX+(scale*index)+disp32]
10	011	DS:[EBX+disp32]		10	100	011	DS:[EBX+(scale*index)+disp32]
10	100	SIB used		10	100	100	SS:[ESP+(scale*index)+disp32]
10	101	SS:[EBP+disp32]		10	100	101	SS:[EBP+(scale*index)+disp32]
10	110	DS:[ESI+disp32]		10	100	110	DS:[ESI+(scale*index)+disp32]
10	111	DS:[EDI+disp32]	10	100	111	DS:[EDI+(scale*index)+disp32]	

† The operand [EBP] must be encoded as [EBP+0] (the 0 is an 8-bit displacement). Similarly, [EBP+(scale*index)] must be encoded as [EBP+(scale*index)+0]. The short encoding form available with other base registers cannot be used with EBP.

If a memory operand has a segment override, the entire instruction has one of the prefixes discussed earlier in the “Interpreting Encodings” section or one of the following prefixes for the segment registers available only on the 80386/486:

Prefix	Segment
01100100 (64h)	FS
01100101 (65h)	GS

Example

Assume you want to calculate the encoding for the following statement (where `warray` is a 16-bit variable). Assume also that the instruction is used in 16-bit mode.

```
add warray[eax+ecx*2], -3
```

First look up the encoding for the immediate to memory syntax of the **ADD** instruction:

100000sw	mod,000,r/m	disp (0, 1, or 2)	data (1 or 2)
----------	-------------	-------------------	---------------

This encoding must be expanded to account for 80386/486 extensions. Note that the instruction operates on 16-bit data in a 16-bit mode program. Therefore, the operand-size prefix is not needed. However, the instruction does use 32-bit registers to calculate a 32-bit effective address. Thus the first byte of the encoding must be the effective address-size prefix, 01100111 (67h).

The opcode byte is the same (83h) as for the 80286 example described in the “Interpreting Encodings” section.

The *mod-reg-r/m* byte must specify a based indexed operand with a scaling factor of two. This operand cannot be specified with a single byte, so the encoding must also use the SIB byte. The value 100 in the *r/m* field specifies an SIB byte. The *reg* field is 000, as shown in the encoding. The *mod* field is 10 for operands that have base and scaled index registers and a 32-bit displacement. The combined *mod, reg, and r/m* fields for the second byte are 10000100 (84h).

The SIB byte is next. The scaling factor is 2, so the *ss* field is 01. The index register is ECX, so the *index* field is 001. The base register is EAX, so the *base* field is 000. The SIB byte is 01001000 (48h).

The next four bytes are the offset of `warray`. The low bytes are stored first. For this example, assume that `warray` is located at offset 10EFh. This offset only requires two bytes, but four must be supplied because of the addressing mode. A 32-bit address can be safely used in 16-bit mode as long as the upper word is 0.

The last byte of the instruction is used to store the 8-bit immediate value -3 (FDh).

The encoding is shown below in hexadecimal:

```
67 83 84 48 00 00 EF 10 FD
```

O	D	I	T	S	Z	A	P	C
?				?	?	±	?	±

AAA

ASCII Adjust after Addition

Adjusts the result of an addition to a decimal digit (0–9). The previous addition instruction should place its 8-bit sum in AL. If the sum is greater than 9h, AH is incremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00110111			
AAA	aaa	88/86	8
		286	3
		386	4
		486	3

O	D	I	T	S	Z	A	P	C
?				±	±	?	±	?

AAD

ASCII Adjust before Division

Converts unpacked BCD digits in AH (most significant digit) and AL (least significant digit) to a binary number in AX. This instruction is often used to prepare an unpacked BCD number in AX for division by an unpacked BCD digit in an 8-bit register.

11010101		00001010	
AAD	aad	88/86	60
		286	14
		386	19
		486	14

AAM

ASCII Adjust after Multiply

O	D	I	T	S	Z	A	P	C
?				±	±	?	±	?

Converts an 8-bit binary number less than 100 decimal in AL to an unpacked BCD number in AX. The most significant digit goes in AH and the least significant in AL. This instruction is often used to adjust the product after a **MUL** instruction that multiplies unpacked BCD digits in AH and AL. It is also used to adjust the quotient after a **DIV** instruction that divides a binary number less than 100 decimal in AX by an unpacked BCD number.

11010100		00001010	
AAM	aam	88/86	83
		286	16
		386	17
		486	15

AAS

ASCII Adjust after Subtraction

O	D	I	T	S	Z	A	P	C
?				?	?	±	?	±

Adjusts the result of a subtraction to a decimal digit (0–9). The previous subtraction instruction should place its 8-bit result in AL. If the result is greater than 9h, AH is decremented and the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00111111			
AAS	aas	88/86	8
		286	3
		386	4
		486	3

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

ADC

Add with Carry

Adds the source operand, the destination operand, and the value of the carry flag. The result is assigned to the destination operand. This instruction is used to add the more significant portions of numbers that must be added in multiple registers.

000100dw mod,reg,r/m <i>disp (0, 1, or 2)</i>			
ADC <i>reg,reg</i>	adc dx,cx	88/86	3
		286	2
		386	2
		486	1
ADC <i>mem,reg</i>	adc WORD PTR m32[2],dx	88/86	16+EA (W88=24+EA)
		286	7
		386	7
		486	3
ADC <i>reg,mem</i>	adc dx,WORD PTR m32[2]	88/86	9+EA (W88=13+EA)
		286	7
		386	6
		486	2
10000sw mod,010,r/m <i>disp (0, 1, or 2)</i> <i>data (1 or 2)</i>			
ADC <i>reg,immed</i>	adc dx,12	88/86	4
		286	3
		386	2
		486	1
ADC <i>mem,immed</i>	adc WORD PTR m32[2],16	88/86	17+EA (W88=23+EA)
		286	7
		386	7
		486	3
0001010w <i>data (1 or 2)</i>			
ADC <i>accum,immed</i>	adc ax,5	88/86	4
		286	3
		386	2
		486	1

ADD

Add

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

Adds the source and destination operands and puts the sum in the destination operand.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">000000dw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px;">mod,reg,r/m</div> <i>disp (0, 1, or 2)</i>		
ADD reg,reg	add ax,bx	88/86 3 286 2 386 2 486 1
ADD mem,reg	add total,cx add array[bx+di],dx	88/86 16+EA (W88=24+EA) 286 7 386 7 486 3
ADD reg,mem	add cx,incr add dx,[bp+6]	88/86 9+EA (W88=13+EA) 286 7 386 6 486 2
<div style="border: 1px solid black; display: inline-block; padding: 2px;">100000sw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px;">mod,000,r/m</div> <i>disp (0, 1, or 2)</i> <i>data (1 or 2)</i>		
ADD reg,immed	add bx,6	88/86 4 286 3 386 2 486 1
ADD mem,immed	add amount,27 add pointers[bx][si],6	88/86 17+EA (W88=23+EA) 286 7 386 7 486 3
<div style="border: 1px solid black; display: inline-block; padding: 2px;">0000010w</div> <i>data (1 or 2)</i>		
ADD accum,immed	add ax,10	88/86 4 286 3 386 2 486 1

O	D	I	T	S	Z	A	P	C
0				±	±	?	±	0

AND

Logical AND

Performs a bitwise AND operation on the source and destination operands and stores the result in the destination operand. For each bit position in the operands, if both bits are set, the corresponding bit of the result is set. Otherwise, the corresponding bit of the result is cleared.

001000dw				mod, reg, r/m		disp (0, 1, or 2)				
AND <i>reg, reg</i>	and	dx, bx	88/86	3	286	2	386	2	486	1
AND <i>mem, reg</i>	and	bitmask, bx	88/86	16+EA (W88=24+EA)	286	7	386	7	486	3
	and	[bp+2], dx								
AND <i>reg, mem</i>	and	bx, masker	88/86	9+EA (W88=13+EA)	286	7	386	6	486	2
	and	dx, marray[bx+di]								
100000sw				mod, 100, r/m		disp (0, 1, or 2)		data (1 or 2)		
AND <i>reg, immed</i>	and	dx, 0F7h	88/86	4	286	3	386	2	486	1
AND <i>mem, immed</i>	and	masker, 1001b	88/86	17+EA (W88=23+EA)	286	7	386	7	486	3
0010010w				data (1 or 2)						
AND <i>accum, immed</i>	and	ax, 0B6h	88/86	4	286	3	386	2	486	1

ARPL

**Adjust Requested
Privilege Level
80286–80486 Protected Only**

O	D	I	T	S	Z	A	P	C
					±			

Verifies that the destination Requested Privilege Level (RPL) field (bits 0 and 1 of a selector value) is less than the source RPL field. If it is not, **ARPL** adjusts the destination RPL up to match the source RPL. The destination operand should be a 16-bit memory or register operand containing the value of a selector. The source operand should be a 16-bit register containing the test value. The zero flag is set if the destination is adjusted; otherwise, the flag is cleared. **ARPL** is useful only in 80286–80486 protected mode. See Intel documentation for details on selectors and privilege levels.

01100011		<i>mod,reg,r/m</i>		<i>disp (0, 1, or 2)</i>	
ARPL <i>reg,reg</i>	arpl ax,cx	88/86	—		
		286	10		
		386	20		
		486	9		
ARPL <i>mem,reg</i>	arpl selector,dx	88/86	—		
		286	11		
		386	21		
		486	9		

O	D	I	T	S	Z	A	P	C

BOUND

Check Array Bounds
80186–80486 Only

Verifies that a signed index value is within the bounds of an array. The destination operand can be any 16-bit register containing the index to be checked. The source operand must then be a 32-bit memory operand in which the low and high words contain the starting and ending values, respectively, of the array. (On the 80386/486 processors, the destination operand can be a 32-bit register; in this case, the source operand must be a 64-bit operand made up of 32-bit bounds.) If the source operand is less than the first bound or greater than the last bound, an interrupt 5 is generated. The instruction pointer pushed by the interrupt (and returned by **IRET**) points to the **BOUND** instruction rather than to the next instruction.

01100010	<i>mod, reg, r/m</i>	<i>disp (2)</i>	
BOUND <i>reg16, mem32</i>	bound	<i>di, base-4</i>	88/86 —
BOUND <i>reg32, mem64*</i>			286 noj=13†
			386 noj=10†
			486 noj=7

* 80386/486 only.

† See **INT** for timings if interrupt 5 is called.

BSF/BSR

Bit Scan

80386/486 Only

O	D	I	T	S	Z	A	P	C
					±			

Scans an operand to find the first set bit. If a set bit is found, the zero flag is set and the destination operand is loaded with the bit index of the first set bit encountered. If no set bit is found, the zero flag is cleared. **BSF** (Bit Scan Forward) scans from bit 0 to the most significant bit. **BSR** (Bit Scan Reverse) scans from the most significant bit of an operand to bit 0.

00001111	10111100	<i>mod, reg, r/m</i>	<i>disp (0, 1, 2, or 4)</i>
BSF <i>reg16,reg16</i> BSF <i>reg32,reg32</i>	<i>bsf cx,bx</i>	88/86 — 286 — 386 10+3n* 486 6-42†	
BSF <i>reg16,mem16</i> BSF <i>reg32,mem32</i>	<i>bsf ecx,bitmask</i>	88/86 — 286 — 386 10+3n* 486 7-43§	
00001111	10111101	<i>mod, reg, r/m</i>	<i>disp (0, 1, 2, or 4)</i>
BSR <i>reg16,reg16</i> BSR <i>reg32,reg32</i>	<i>bsr cx,dx</i>	88/86 — 286 — 386 10+3n* 486 103 - 3n#	
BSR <i>reg16,mem16</i> BSR <i>reg32,mem32</i>	<i>bsr eax,bitmask</i>	88/86 — 286 — 386 10+3n* 486 104 - 3n#	

* n = bit position from 0 to 31
clocks = 6 if second operand equals 0

† Clocks = 8 +
4 for each byte scanned +
3 for each nibble scanned +
3 for each bit scanned in last nibble
or 6 if second operand equals 0

§ Same as footnote above, but add 1 clock.

n = bit position from 0 to 31
clocks = 7 if second operand equals 0

O	D	I	T	S	Z	A	P	C

BSWAP
Byte Swap
80486 Only

Takes a single 32-bit register as operand and exchanges the first byte with the fourth and the second byte with the third. This instruction does not alter any bit values within the bytes and is useful for quickly translating between 8086-family byte storage and storage schemes in which the high byte is stored first.

00001111		11001 <i>reg</i>		
BSWAP <i>reg32</i>	bswap	eax	88/86	—
	bswap	ebx	286	—
			386	—
			486	1

BT/BTC/BTR/BTS

Bit Tests
80386/486 Only

O	D	I	T	S	Z	A	P	C
								±

Copies the value of a specified bit into the carry flag, where it can be tested by a JC or JNC instruction. The destination operand specifies the value in which the bit is located; the source operand specifies the bit position. **BT** simply copies the bit to the flag. **BTC** copies the bit and complements (toggles) it in the destination. **BTR** copies the bit and resets (clears) it in the destination. **BTS** copies the bit and sets it in the destination.

00001111		10111010		mod, BBB*, r/m		disp (0, 1, 2, or 4)		data (1)		
BT <i>reg16,immed8</i> †	bt	ax, 4	88/86	—	286	—	386	3	486	3
BTC <i>reg16,immed8</i> †	bts	ax, 4	88/86	—	286	—	386	6	486	6
BTR <i>reg16,immed8</i> †	btr	bx, 17	286	—	386	6	486	6		
BTS <i>reg16,immed8</i> †	btc	edi, 4	286	—	386	6	486	6		
BT <i>mem16,immed8</i> †	btr	DWORD PTR [si], 27	88/86	—	286	—	386	6	486	3
	btc	color[di], 4	286	—	386	6	486	3		
BTC <i>mem16,immed8</i> †	btr	DWORD PTR [bx], 27	88/86	—	286	—	386	8	486	8
BTR <i>mem16,immed8</i> †	btc	maskit, 4	286	—	386	8	486	8		
BTS <i>mem16,immed8</i> †	btr	color[di], 4	286	—	386	8	486	8		
00001111		10BBB011*		mod, reg, r/m		disp (0, 1, 2, or 4)				
BT <i>reg16,reg16</i> †	bt	ax, bx	88/86	—	286	—	386	3	486	3
BTC <i>reg16,reg16</i> †	btc	eax, ebx	88/86	—	286	—	386	6	486	6
BTR <i>reg16,reg16</i> †	bts	bx, ax	286	—	386	6	486	6		
BTS <i>reg16,reg16</i> †	btr	cx, di	286	—	386	6	486	6		
BT <i>mem16,reg16</i> †	bt	[bx], dx	88/86	—	286	—	386	12	486	8
BTC <i>mem16,reg16</i> †	bts	flags[bx], cx	88/86	—	286	—	386	13	486	13
BTR <i>mem16,reg16</i> †	btr	rotate, cx	286	—	386	13	486	13		
BTS <i>mem16,reg16</i> †	btc	[bp+8], si	286	—	386	13	486	13		

* BBB is 100 for BT, 111 for BTC, 110 for BTR, and 101 for BTS.

† Operands can also be 32 bits (*reg32* and *mem32*).

O	D	I	T	S	Z	A	P	C

CALL Call Procedure

Calls a procedure. The instruction pushes the address of the next instruction onto the stack and jumps to the address specified by the operand. For **NEAR** calls, SP is decreased by 2, the offset (IP) is pushed, and the new offset is loaded into IP.

For **FAR** calls, SP is decreased by 2, the segment (CS) is pushed, and the new segment is loaded into CS. Then SP is decreased by 2 again, the offset (IP) is pushed, and the new offset is loaded into IP. A subsequent **RET** instruction can pop the address so that execution continues with the instruction following the call.

11101000		<i>disp (2)</i>	
CALL label	call upcase	88/86	19 (88=23)
		286	7+m
		386	7+m
		486	3
10011010		<i>disp (4)</i>	
CALL label	call FAR PTR job	88/86	28 (88=36)
	call distant	286	13+m,pm=26+m*
		386	17+m,pm=34+m*
		486	18,pm=20*
11111111		<i>mod,010,r/m</i>	
CALL reg	call ax	88/86	16 (88=20)
		286	7+m
		386	7+m
		486	5
CALL mem16	call pointer	88/86	21+EA (88=29+EA)
CALL mem32†	call [bx]	286	11+m
		386	10+m
		486	5
11111111		<i>mod,011,r/m</i>	
CALL mem32	call far table[di]	88/86	37+EA (88=53+EA)
CALL mem48†	call DWORD PTR [bx]	286	16+m,pm=29+m*
		386	22+m,pm=38+m*
		486	17,pm=20*

* Timings for calls through call and task gates are not shown, since they are used primarily in operating systems.

† 80386/486 32-bit addressing mode only.

CBW

Convert Byte to Word

O	D	I	T	S	Z	A	P	C

Converts a signed byte in AL to a signed word in AX by extending the sign bit of AL into all bits of AH.

10011000*			
CBW	cbw	88/86	2
		286	2
		386	3
		486	3

* CBW and CWDE have the same encoding with two exceptions: in 32-bit mode CBW is preceded by the operand-size byte (66h) but CWDE is not; in 16-bit mode CWDE is preceded by the operand-size byte but CBW is not.

CDQ

Convert Double to Quad

80386/486 Only

O	D	I	T	S	Z	A	P	C

Converts the signed doubleword in EAX to a signed quadword in the EDX:EAX register pair by extending the sign bit of EAX into all bits of EDX.

10011001*			
CDQ	cdq	88/86	—
		286	—
		386	2
		486	3

* CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte (66h) but CDQ is not; in 16-bit mode CDQ is preceded by the operand-size byte but CWD is not.

O	D	I	T	S	Z	A	P	C
								0

CLC

Clear Carry Flag

Clears the carry flag.

11111000			
CLC	clic	88/86	2
		286	2
		386	2
		486	2

O	D	I	T	S	Z	A	P	C
	0							

CLD

Clear Direction Flag

Clears the direction flag. All subsequent string instructions will process up (from low addresses to high addresses) by increasing the appropriate index registers.

11111100			
CLD	cld	88/86	2
		286	2
		386	2
		486	2

CLI

Clear Interrupt Flag

O	D	I	T	S	Z	A	P	C
		0						

Clears the interrupt flag. When the interrupt flag is cleared, maskable interrupts are not recognized until the flag is set again with the **STI** instruction. In protected mode, **CLI** only clears the flag if the current task's privilege level is less than or equal to the value of the IOPL flag. Otherwise, a general-protection fault occurs.

11111010			
CLI	cli	88/86	2
		286	3
		386	3
		486	5

O	D	I	T	S	Z	A	P	C

CLTS

Clear Task Switched Flag
80286–80486 Privileged Only

Clears the task switched flag in the Machine Status Word (MSW) of the 80286 or the CR0 register of the 80386/486. This instruction can be used only in systems software executing at privilege level 0. See Intel documentation for details on the task-switched flag and other privileged-mode concepts.

00001111		00000110	
CLTS	clts	88/86	—
		286	2
		386	5
		486	7

O	D	I	T	S	Z	A	P	C
								±

CMC

Complement Carry Flag

Complements (toggles) the carry flag.

11110101			
CMC	cmc	88/86	2
		286	2
		386	2
		486	2

CMP

Compare Two Operands

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

Compares two operands as a test for a subsequent conditional-jump or set instruction. **CMP** does this by subtracting the source operand from the destination operand and setting the flags according to the result. **CMP** is the same as the **SUB** instruction, except that the result is not stored.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">001110dw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod, reg, r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div>		
CMP <i>reg,reg</i>	cmp di,bx	88/86 3
	cmp di,cl	286 2
		386 2
		486 1
CMP <i>mem,reg</i>	cmp maximum,dx	88/86 9+EA (W88=I3+EA)
	cmp array[si],bl	286 7
		386 5
		486 2
CMP <i>reg,mem</i>	cmp dx,minimum	88/86 9+EA (W88=I3+EA)
	cmp bh,array[si]	286 6
		386 6
		486 2
<div style="border: 1px solid black; display: inline-block; padding: 2px;">10000sw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod, 111,r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>		
CMP <i>reg,immed</i>	cmp ax,24	88/86 4
		286 3
		386 2
		486 1
CMP <i>mem,immed</i>	cmp WORD PTR [di],4	88/86 10+EA (W88=I4+EA)
	cmp tester,4000	286 6
		386 5
		486 2
<div style="border: 1px solid black; display: inline-block; padding: 2px;">0011110w</div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>		
CMP <i>accum,immed</i>	cmp ax,1000	88/86 4
		286 3
		386 2
		486 1

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

CMPS/CMPSB/ CMPSW/CMPSD

Compare String

Compares two strings. DS:SI must point to the source string and ES:DI must point to the destination string (even if operands are given). For each comparison, the destination element is subtracted from the source element and the flags are updated to reflect the result (although the result is not stored). DI and SI are adjusted according to the size of the operands and the status of the direction flag. They are increased if the direction flag has been cleared with **CLD** or decreased if the direction flag has been set with **STD**.

If the **CMPS** form of the instruction is used, operands must be provided to indicate the size of the data elements to be processed. A segment override can be given for the source (but not for the destination). If **CMPSB** (bytes), **CMPSW** (words), or **CMPSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed.

CMPS and its variations are normally used with repeat prefixes. **REPNE** (or **REPZ**) is used to find the first match between two strings. **REPE** (or **REPZ**) is used to find the first nonmatch. Before the comparison, CX should contain the maximum number of elements to compare. After a **REPNE CMPS**, the zero flag will be cleared if no match was found. After a **REPE CMPS**, the zero flag will be set if no nonmatch was found. Otherwise, SI and DI will point to the element after the first match or nonmatch.

1010011w			
CMPS [<i>segreg:</i>] <i>src</i> , [<i>ES:</i>] <i>dest</i>	<i>cmps</i>	<i>source, es:dest</i>	88/86 22 (W88=30)
CMPSB [<i>segreg:</i>] <i>src</i> , [<i>ES:</i>] <i>dest</i>]	<i>repne</i>	<i>cmpsb</i>	286 8
CMPSW [<i>segreg:</i>] <i>src</i> , [<i>ES:</i>] <i>dest</i>]	<i>repne</i>	<i>cmpsb</i>	386 10
CMPSD [<i>segreg:</i>] <i>src</i> , [<i>ES:</i>] <i>dest</i>]	<i>repne</i>	<i>cmpsd</i>	486 8

CMPXCHG

Compare and Exchange
80486 Only

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

Compares the destination operand to the accumulator (AL, AX, or EAX). If equal, the source operand is copied to the destination. Otherwise, the destination is copied to the accumulator. The instruction sets flags according to the result of the comparison.

00001111		1011000b		mod, reg, r/m		disp (0, 1, or 2)	
CMPXCHG mem,reg	cmpxchg	warr[bx], cx	88/86	—			
	cmpxchg	string, bl	286	—			
			386	—			
			486	7-10			
CMPXCHG reg,reg	cmpxchg	dl, cl	88/86	—			
	cmpxchg	bx, dx	286	—			
			386	—			
			486	6			

CWD

Convert Word to Double

O	D	I	T	S	Z	A	P	C

Converts the signed word in AX to a signed doubleword in the DX:AX register pair by extending the sign bit of AX into all bits of DX.

10011001*							
CWD	cwd		88/86	5			
			286	2			
			386	2			
			486	3			

* CWD and CDQ have the same encoding with two exceptions: in 32-bit mode CWD is preceded by the operand-size byte (66h) but CDQ is not; in 16-bit mode CDQ is preceded by the operand-size byte but CWD is not.

O	D	I	T	S	Z	A	P	C

CWDE

**Convert Word to
Extended Double
80386/486 Only**

Converts a signed word in AX to a signed doubleword in EAX by extending the sign bit of AX into all bits of EAX.

10011000*										
CWDE	cwde	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">88/86</td> <td style="width: 15%;">—</td> </tr> <tr> <td>286</td> <td>—</td> </tr> <tr> <td>386</td> <td>3</td> </tr> <tr> <td>486</td> <td>3</td> </tr> </table>	88/86	—	286	—	386	3	486	3
88/86	—									
286	—									
386	3									
486	3									

* **CBW** and **CWDE** have the same encoding with two exceptions: in 32-bit mode **CBW** is preceded by the operand-size byte (66h) but **CWDE** is not; in 16-bit mode **CWDE** is preceded by the operand-size byte but **CBW** is not.

O	D	I	T	S	Z	A	P	C
?				±	±	±	±	±

DAA

Decimal Adjust after Addition

Adjusts the result of an addition to a packed BCD number (less than 100 decimal). The previous addition instruction should place its 8-bit binary sum in AL. **DAA** converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00100111										
DAA	daa	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">88/86</td> <td style="width: 15%;">4</td> </tr> <tr> <td>286</td> <td>3</td> </tr> <tr> <td>386</td> <td>4</td> </tr> <tr> <td>486</td> <td>2</td> </tr> </table>	88/86	4	286	3	386	4	486	2
88/86	4									
286	3									
386	4									
486	2									

DAS

Decimal Adjust after Subtraction

O	D	I	T	S	Z	A	P	C
?				±	±	±	±	±

Adjusts the result of a subtraction to a packed BCD number (less than 100 decimal). The previous subtraction instruction should place its 8-bit binary result in AL. **DAS** converts this binary sum to packed BCD format with the least significant decimal digit in the lower four bits and the most significant digit in the upper four bits. If the sum is greater than 99h after adjustment, the carry and auxiliary carry flags are set. Otherwise, the carry and auxiliary carry flags are cleared.

00101111										
DAS	das	<table border="1"> <tr><td>88/86</td><td>4</td></tr> <tr><td>286</td><td>3</td></tr> <tr><td>386</td><td>4</td></tr> <tr><td>486</td><td>2</td></tr> </table>	88/86	4	286	3	386	4	486	2
88/86	4									
286	3									
386	4									
486	2									

DEC

Decrement

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	

Subtracts 1 from the destination operand. Because the operand is treated as an unsigned integer, the **DEC** instruction does not affect the carry flag. To detect any effects on the carry flag, use the **SUB** instruction.

1111111w <i>mod, 001,r/m</i> <i>disp (0, 1, or 2)</i>										
DEC reg8	dec c1	<table border="1"> <tr><td>88/86</td><td>3</td></tr> <tr><td>286</td><td>2</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	3	286	2	386	2	486	1
88/86	3									
286	2									
386	2									
486	1									
DEC mem	dec counter	<table border="1"> <tr><td>88/86</td><td>15+EA (W88=23+EA)</td></tr> <tr><td>286</td><td>7</td></tr> <tr><td>386</td><td>6</td></tr> <tr><td>486</td><td>3</td></tr> </table>	88/86	15+EA (W88=23+EA)	286	7	386	6	486	3
88/86	15+EA (W88=23+EA)									
286	7									
386	6									
486	3									
01001 reg										
DEC reg16 DEC reg32*	dec ax	<table border="1"> <tr><td>88/86</td><td>3</td></tr> <tr><td>286</td><td>2</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	3	286	2	386	2	486	1
88/86	3									
286	2									
386	2									
486	1									

* 80386/486 only.

O	D	I	T	S	Z	A	P	C
?				?	?	?	?	?

DIV Unsigned Divide

Divides an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX. If the source is 8 bits wide, the implied destination operand is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

1111011w		mod, 110,r/m	<i>disp (0, 1, or 2)</i>
DIV reg	div cx	88/86	b=80-90,w=144-162
	div dl	286	b=14,w=22
DIV mem	div [bx]	386	b=14,w=22,d=38
	div fsize	486	b=16,w=24,d=40
		88/86	(b=86-96,w=150-168)+EA*
		286	b=17,w=25
		386	b=17,w=25,d=41
		486	b=16,w=24,d=40

* Word memory operands on the 8088 take (158-176)+EA clocks.

ENTER

Make Stack Frame
80186-80486 Only

O	D	I	T	S	Z	A	P	C

Creates a stack frame for a procedure that receives parameters passed on the stack. When *immed16* is 0, **ENTER** is equivalent to `push bp,` followed by `mov bp, sp.` The first operand of the **ENTER** instruction specifies the number of bytes to reserve for local variables. The second operand specifies the nesting level for the procedure. The nesting level should be 0 for languages that do not allow access to local variables of higher-level procedures (such as C, Basic, and FORTRAN). See the complementary instruction **LEAVE** for a method of exiting from a procedure.

<table border="1"><tr><td>11001000</td></tr></table> <i>data (2)</i> <i>data (1)</i>			11001000
11001000			
ENTER <i>immed16,0</i>	enter 4,0	88/86 — 286 11 386 10 486 14	
ENTER <i>immed16,1</i>	enter 0,1	88/86 — 286 15 386 12 486 17	
ENTER <i>immed16,immed8</i>	enter 6,4	88/86 — 286 12+4(n-1) 386 15+4(n-1) 486 17+3n	

O	D	I	T	S	Z	A	P	C

HLT Halt

Stops CPU execution until an interrupt restarts execution at the instruction following **HLT**. In protected mode, this instruction works only in privileged mode.

11110100			
HLT	hlt	88/86	2
		286	2
		386	5
		486	4

O	D	I	T	S	Z	A	P	C
?				?	?	?	?	?

IDIV Signed Divide

Divides an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If the source (divisor) is 16 bits wide, the implied destination (dividend) is the DX:AX register pair. The quotient goes into AX and the remainder into DX. If the source is 8 bits wide, the implied destination is AX. The quotient goes into AL and the remainder into AH. On the 80386/486, if the source is EAX, the quotient goes into EAX and the divisor into EDX.

1111011w		mod, 111,r/m		disp (0, 1, or 2)	
IDIV reg	idiv bx div dl	88/86	b=101-112,w=165-184		
		286	b=17,w=25		
		386	b=19,w=27,d=43		
		486	b=19,w=27,d=43		
IDIV mem	idiv itemp	88/86	(b=107-118,w=171-190)+EA*		
		286	b=20,w=28		
		386	b=22,w=30,d=46		
		486	b=20,w=28,d=44		

* Word memory operands on the 8088 take (175-194)+EA clocks.

IMUL

Signed Multiply

O	D	I	T	S	Z	A	P	C
±				?	?	?	?	±

Multiplies an implied destination operand by a specified source operand. Both operands are treated as signed numbers. If a single 16-bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8-bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if the product is sign-extended into DX for 16-bit operands, into AH for 8-bit operands, or into EDX for 32-bit operands.

Two additional syntaxes are available on the 80186–80486 processors. In the two-operand form, a 16-bit register gives one of the factors and serves as the destination for the result; a source constant specifies the other factor. In the three-operand form, the first operand is a 16-bit register where the result will be stored, the second is a 16-bit register or memory operand containing one of the factors, and the third is a constant representing the other factor. With both variations, the overflow and carry flags are set if the result is too large to fit into the 16-bit destination register. Since the low 16 bits of the product are the same for both signed and unsigned multiplication, these syntaxes can be used for either signed or unsigned numbers. On the 80386/486, the operands can be either 16 or 32 bits wide.

A fourth syntax is available on the 80386/486. Both the source and destination operands can be given specifically. The source can be any 16- or 32-bit memory operand or general-purpose register. The destination can be any general-purpose register of the same size. The overflow and carry flags are set if the product does not fit in the destination.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">1111011w</div> <div style="border: 1px solid black; display: inline-block; padding: 2px;">mod, 101, r/m</div> <i>disp (0, 1, or 2)</i>		
IMUL reg	imul dx	88/86 b=80–98, w=128–154 286 b=13, w=21 386 b=9–14, w=9–22, d=9–38* 486 b=13–18, w=13–26, d=13–42
IMUL mem	imul factor	88/86 (b=86–104, w=134–160)+EA† 286 b=16, w=24 386 b=12–17, w=12–25, d=12–41* 486 b=13–18, w=13–26, d=13–42

* The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8-bit or 16-bit value in EAX takes the same time as multiplying the value in AL or AX.

† Word memory operands on the 8088 take (138–164)+EA clocks.

CONTINUED...

011010s1		mod, reg, r/m	disp (0, 1, or 2)	data (1 or 2)
IMUL reg16,immed IMUL reg32,immed*	imul cx, 25	88/86	—	286 21 386 b=9-14,w=9-22,d=9-38† 486 b=13-18,w=13-26,d=13-42
IMUL reg16,reg16,immed IMUL reg32,reg32,immed*	imul dx, ax, 18	88/86	—	286 21 386 b=9-14,w=9-22,d=9-38† 486 b=13-18,w=13-26,d=13-42
IMUL reg16,mem16,immed IMUL reg32,mem32,immed*	imul bx, [si], 60	88/86	—	286 24 386 b=12-17,w=12-25,d=12-41† 486 b=13-18,w=13-26,d=13-42
00001111		10101111	mod,reg,r/m	disp (0, 1, or 2)
IMUL reg16,reg16 IMUL reg32,reg32*	imul cx, ax	88/86	—	286 — 386 w=9-22,d=9-38 486 b=13-18,w=13-26,d=13-42
IMUL reg16,mem16 IMUL reg32,mem32*	imul dx, [si]	88/86	—	286 — 386 w=12-25,d=12-41 486 b=13-18,w=13-26,d=13-42

* 80386/486 only.

† The variations depend on the source constant size; destination size is not a factor.

IN

Input from Port

O	D	I	T	S	Z	A	P	C

Transfers a byte or word (or doubleword on the 80386/486) from a port to the accumulator register. The port address is specified by the source operand, which can be DX or an 8-bit constant. Constants can only be used for port numbers less than 255; use DX for higher port numbers. In protected mode, a general-protection fault occurs if IN is used when the current privilege level is greater than the value of the IOPL flag.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">1110010_w</div> <i>data (1)</i>			
IN <i>accum,immed</i>	in ax, 60h	88/86	10 (W88=14)
		286	5
		386	12,pm=6,26*
		486	14,pm=9,29*†
<div style="border: 1px solid black; display: inline-block; padding: 2px;">1110110_w</div>			
IN <i>accum,DX</i>	in ax, dx	88/86	8 (W88=12)
		286	5
	in al, dx	386	13,pm=7,27*
		486	14,pm=8,28*†

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

† Takes 27 clocks in virtual 8086 mode.

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	

INC

Increment

Adds 1 to the destination operand. Because the operand is treated as an unsigned integer, the **INC** instruction does not affect the carry flag. If a signed carry requires detection, use the **ADD** instruction.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">1111111w</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;">mod,000,r/m</div> <i>disp (0, 1, or 2)</i>		
INC <i>reg8</i>	<i>inc cl</i>	88/86 3 286 2 386 2 486 1
INC <i>mem</i>	<i>inc vpage</i>	88/86 15+EA (W88=23+EA) 286 7 386 6 486 3
<div style="border: 1px solid black; display: inline-block; padding: 2px;">01000 <i>reg</i></div>		
INC <i>reg16</i> INC <i>reg32*</i>	<i>inc bx</i>	88/86 3 286 2 386 2 486 1

* 80386/486 only.

INS/INSB/INSW/INSD

Input from Port to String
80186–80486 Only

O	D	I	T	S	Z	A	P	C

Receives a string from a port. The string is considered the destination and must be pointed to by ES:DI (even if an operand is given). The input port is specified in DX. For each element received, DI is adjusted according to the size of the operand and the status of the direction flag. DI is increased if the direction flag has been cleared with **CLD** or decreased if the direction flag has been set with **STD**.

If the **INS** form of the instruction is used, a destination operand must be provided to indicate the size of the data elements to be processed and **DX** must be specified as the source operand containing the port number. A segment override is not allowed. If **INSB** (bytes), **INSW** (words), or **INSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be received.

INS and its variations are normally used with the **REP** prefix. Before the repeated instruction is executed, **CX** should contain the number of elements to be received. In protected mode, a general-protection fault occurs if **INS** is used when the current privilege level is greater than the value of the **IOPL** flag.

0110110w			
INS [ES:] <i>dest</i> , DX	ins	es:instr,dx	88/86 —
INSB [[ES:] <i>dest</i> , DX]	rep	insb	286 5
INSW [[ES:] <i>dest</i> , DX]	rep	insw	386 15,pm=9,29*
INSD [[ES:] <i>dest</i> , DX]	rep	insd	486 17,pm=10,32*

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

O	D	I	T	S	Z	A	P	C
		0	0					

INT Interrupt

Generates a software interrupt. An 8-bit constant operand (0 to 255) specifies the interrupt procedure to be called. The call is made by indexing the interrupt number into the Interrupt Descriptor Table (IDT) starting at segment 0, offset 0. In real mode, the IDT contains 4-byte pointers to interrupt procedures. In privileged mode, the IDT contains 8-byte pointers.

When an interrupt is called in real mode, the flags, CS, and IP are pushed onto the stack (in that order) and the trap and interrupt flags are cleared. **STI** can be used to restore interrupts. See Intel documentation and the documentation for your operating system for details on using and defining interrupts in privileged mode. To return from an interrupt, use the **IRET** instruction.

11001101				<i>data (1)</i>	
INT <i>immed8</i>	int 25h	88/86	51 (88=71)	286	23+m,pm=(40,78)+m*
			386	37,pm=59,99*	
			486	30,pm=44,71*	
11001100					
INT 3	int 3	88/86	52 (88=72)	286	23+m,pm=(40,78)+m*
			386	33,pm=59,99*	
			486	26,pm=44,71*	

* The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

INTO

Interrupt on Overflow

O	D	I	T	S	Z	A	P	C
		±	±					

Generates interrupt 4 if the overflow flag is set. The default DOS behavior for interrupt 4 is to return without taking any action. You must define an interrupt procedure for interrupt 4 in order for INTO to have any effect.

11001110			
INTO	into	88/86	53 (88=73),noj=4 286 24+m,noj=3,pm=(40,78)+m* 386 35,noj=3,pm=59,99* 486 28,noj=3,pm=46,73*

* The first protected-mode timing is for interrupts to the same privilege level. The second is for interrupts to a higher privilege level. Timings for interrupts through task gates are not shown.

INVD

Invalidate Data Cache 80486 Only

O	D	I	T	S	Z	A	P	C

Empties contents of the current data cache without writing changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. INVD is intended primarily for systems programming. See Intel documentation for details.

00001111		00001000	
INVD	invd	88/86	— 286 — 386 — 486 4

O	D	I	T	S	Z	A	P	C

INVLPG

Invalidate TLB Entry 80486 Only

Invalidates an entry in the Translation Lookaside Buffer (TLB), used by the demand-paging mechanism for OS/2 and other virtual-memory systems. The instruction takes a single memory operand and calculates the effective address of the operand, including the segment address. If the resulting address is mapped by any entry in the TLB, this entry is removed. Proper use of **INVLPG** requires understanding the hardware-supported demand-paging mechanism. **INVLPG** is intended primarily for systems programming. See Intel documentation for details.

00001111	00000001	<i>mod, reg, r/m</i>	<i>disp (2)</i>
INVLPG	inlpg pointer[<i>bx</i>] inlpg es:entry	88/86 — 286 — 386 — 486 12*	

* 11 clocks if address is not mapped by any TLB entry.

O	D	I	T	S	Z	A	P	C
±	±	±	±	±	±	±	±	±

IRET/IRETD

Interrupt Return

Returns control from an interrupt procedure to the interrupted code. In real mode, the **IRET** instruction pops IP, CS, and the flags (in that order) and resumes execution. See Intel documentation for details on **IRET** operation in privileged mode. On the 80386/486, the **IRETD** instruction should be used to pop a 32-bit instruction pointer when returning from an interrupt called from a 32-bit segment. The **F** suffix prevents epilogue code from being generated when ending a **PROC** block. Use it to terminate interrupt service procedures.

11001111			
IRET IRETD* IRETF IRETDF*	iret	88/86 32 (88=44) 286 17+m,pm=(31,55)+m† 386 22,pm=38,82† 486 15,pm=20,36	

* 80386/486 only.

† The first protected-mode timing is for interrupts to the same privilege level within a task. The second is for interrupts to a higher privilege level within a task. Timings for interrupts through task gates are not shown.

Jcondition

Jump Conditionally

O	D	I	T	S	Z	A	P	C

Transfers execution to the specified label if the flags condition is true. The condition is tested by checking the flags shown in the table on the following page. If the condition is false, no jump is taken and program execution continues at the next instruction. On the 8086–80286 processors, the label given as the operand must be short (between –128 and +127 bytes from the instruction following the jump).* The 80386/486 processors allow near jumps (–32,768 to +32,767 bytes). On the 80386/486, the assembler generates the shortest jump possible, unless the jump size is explicitly specified.

When the 80386/486 processors are in FLAT memory model, short jumps range from –128 to +127 bytes and near jumps range from –2 to +2 gigabytes. There are no far jumps.

0111cond		disp (1)	
Jcondition label	jg bigger jo SHORT too_big jpe p_even	88/86 16,noj=4 286 7+m,noj=3 386 7+m,noj=3 486 3,noj=1	
00001111		1000cond disp (2)	
Jcondition label†	je next jnae lesser js negative	88/86 — 286 — 386 7+m,noj=3 486 3,noj=1	

* If a source file for an 8086–80286 program contains a conditional jump beyond the range of –128 to +127 bytes, the assembler emits a level 3 warning and generates two instructions (including an unconditional jump) that are the equivalent of the desired instruction. This behavior can be enabled and disabled with the **OPTION LJMP** and **OPTION NOLJMP** directives.

† Near labels are only available on the 80386/486. They are the default.

CONTINUED...

JUMP CONDITIONS

Opcode	Mnemonic	Flags Checked	Description
<i>size</i> 0010	JB/JNAE	CF=1	Jump if below/not above or equal (unsigned comparisons)
<i>size</i> 0011	JAE/JNB	CF=0	Jump if above or equal/not below (unsigned comparisons)
<i>size</i> 0110	JBE/JNA	CF=1 or ZF=1	Jump if below or equal/not above (unsigned comparisons)
<i>size</i> 0111	JA/JNBE	CF=0 and ZF=0	Jump if above/not below or equal (unsigned comparisons)
<i>size</i> 0100	JE/JZ	ZF=1	Jump if equal (zero)
<i>size</i> 0101	JNE/JNZ	ZF=0	Jump if not equal (not zero)
<i>size</i> 1100	JL/JNGE	SF≠OF	Jump if less/not greater or equal (signed comparisons)
<i>size</i> 1101	JGE/JNL	SF=OF	Jump if greater or equal/not less (signed comparisons)
<i>size</i> 1110	JLE/JNG	ZF=1 or SF≠OF	Jump if less or equal/not greater (signed comparisons)
<i>size</i> 1111	JG/JNLE	ZF=0 and SF=OF	Jump if greater/not less or equal (signed comparisons)
<i>size</i> 1000	JS	SF=1	Jump if sign
<i>size</i> 1001	JNS	SF=0	Jump if not sign
<i>size</i> 0010	JC	CF=1	Jump if carry
<i>size</i> 0011	JNC	CF=0	Jump if not carry
<i>size</i> 0000	JO	OF=1	Jump if overflow
<i>size</i> 0001	JNO	OF=0	Jump if not overflow
<i>size</i> 1010	JP/JPE	PF=1	Jump if parity/parity even
<i>size</i> 1011	JNP/JPO	PF=0	Jump if no parity/parity odd

Note: The *size* bits are 0111 for short jumps or 1000 for 80386/486 near jumps.

JCXZ/JECXZ

Jump if CX is Zero

O	D	I	T	S	Z	A	P	C

Transfers program execution to the specified label if CX is 0. On the 80386/486, **JECXZ** can be used to jump if ECX is 0. If the count register is not 0, execution continues at the next instruction. The label given as the operand must be short (between -128 and +127 bytes from the instruction following the jump).

11100011		<i>disp (I)</i>			
JCXZ <i>label</i>	<i>jcxz</i>	not found	88/86	18,noj=6	
JECXZ <i>label*</i>			286	8+m,noj=4	
			386	9+m,noj=5	
			486	8,noj=5	

* 80386/486 only.

JMP

Jump Unconditionally

O	D	I	T	S	Z	A	P	C

Transfers program execution to the address specified by the destination operand. Jumps are near (between -32,768 and +32,767 bytes from the instruction following the jump), or short (between -128 and +127 bytes), or far (in a different code segment). Unless a distance is explicitly specified, the assembler selects the shortest possible jump. With near and short jumps, the operand specifies a new IP address. With far jumps, the operand specifies new IP and CS addresses.

When the 80386/486 processors are in **FLAT** memory model, short jumps range from -128 to +127 bytes and near jumps range from -2 to +2 gigabytes.

CONTINUED...

11101011 <i>disp (1)</i>			
JMP label	jmp SHORT exit	88/86	15
		286	7+m
		386	7+m
		486	3
11101001 <i>disp (2*)</i>			
JMP label	jmp close	88/86	15
	jmp NEAR PTR distant	286	7+m
		386	7+m
		486	3
11101010 <i>disp (4*)</i>			
JMP label	jmp FAR PTR close	88/86	15
	jmp distant	286	11+m,pm=23+m†
		386	12+m,pm=27+m†
		486	17,pm=19†
11111111 <i>mod,100,r/m</i> <i>disp (0 or 2)</i>			
JMP reg16	jmp ax	88/86	11
JMP reg32§		286	7+m
		386	7+m
		486	5
JMP mem16	jmp WORD PTR [bx]	88/86	18+EA
JMP mem32§	jmp table[di]	286	11+m
	jmp DWORD PTR [si]	386	10+m
		486	5
11111111 <i>mod,101,r/m</i> <i>disp (4*)</i>			
JMP mem32	jmp fpointer[si]	88/86	24+EA
JMP mem48§	jmp DWORD PTR [bx]	286	15+m,pm=26+m
	jmp FWORD PTR [di]	386	12+m,pm=27+m
		486	13,pm=18

* On the 80386/486, the displacement can be four bytes for near jumps or six bytes for far jumps.

† Timings for jumps through call or task gates are not shown, since they are normally used only in operating systems.

§ 80386/486 only. You can use **DWORD PTR** to specify near register-indirect jumps or **FWORD PTR** to specify far register-indirect jumps.

LAHF

Load Flags into AH Register

O	D	I	T	S	Z	A	P	C

Transfers bits 0 to 7 of the flags register to AH. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

10011111			
LAHF	lahf	88/86	4
		286	2
		386	2
		486	3

LAR

Load Access Rights 80286–80486 Protected Only

O	D	I	T	S	Z	A	P	C
					±			

Loads the access rights of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the access rights if the selector is valid and visible at the current privilege level. The zero flag is set if the access rights are transferred, or cleared if they are not. See Intel documentation for details on selectors, access rights, and other privileged-mode concepts.

00001111		00000010		<i>mod, reg, r/m</i>		<i>disp (0, 1, 2, or 4)</i>	
LAR <i>reg16,reg16</i>	lar	ax,bx	88/86	—			
LAR <i>reg32,reg32*</i>			286	14			
			386	15			
			486	11			
LAR <i>reg16,mem16</i>	lar	cx,selector	88/86	—			
LAR <i>reg32,mem32*</i>			286	16			
			386	16			
			486	11			

* 80386/486 only.

O	D	I	T	S	Z	A	P	C

LDS/LES/LFS/LGS/LSS

Load Far Pointer

Reads and stores the far pointer specified by the source memory operand. The instruction moves the pointer's segment value into DS, ES, FS, GS, or SS (depending on the instruction). Then it moves the pointer's offset value into the destination operand. The LDS and LES instructions are available on all processors. The LFS, LGS, and LSS instructions are available only on the 80386/486.

11000101		mod, reg, r/m	disp (2)	
LDS <i>reg,mem</i>	lds	si, fpointer	88/86 286 386 486	16+EA (88=24+EA) 7,pm=21 7,pm=22 6,pm=12
11000100		mod, reg, r/m	disp (2)	
LES <i>reg,mem</i>	les	di, fpointer	88/86 286 386 486	16+EA (88=24+EA) 7,pm=21 7,pm=22 6,pm=12
00001111		10110100	mod, reg, r/m	disp (2 or 4)
LFS <i>reg,mem</i>	lfs	edi, fpointer	88/86 286 386 486	— — 7,pm=25 6,pm=12
00001111		10110101	mod, reg, r/m	disp (2 or 4)
LGS <i>reg,mem</i>	lgs	bx, fpointer	88/86 286 386 486	— — 7,pm=25 6,pm=12
00001111		10110010	mod, reg, r/m	disp (2 or 4)
LSS <i>reg,mem</i>	lss	bp, fpointer	88/86 286 386 486	— — 7,pm=22 6,pm=12

LEA

Load Effective Address

O	D	I	T	S	Z	A	P	C

Calculates the effective address (offset) of the source memory operand and stores the result in the destination register.

If the source operand is a direct memory address, the assembler encodes the instruction in the more efficient `MOV reg, immediate` form (equivalent to `MOV reg, OFFSET mem`).

10001101		<i>mod, reg, r/m</i>	<i>disp (2)</i>		
LEA <i>reg16, mem</i>	<code>lea</code>	<code>bx, npointer</code>	88/86	2+EA	
LEA <i>reg32, mem*</i>			286	3	
			386	2	
			486	1†	

* 80386/486 only.

† 2 if index register used.

LEAVE

High Level Procedure Exit 80186-80486 Only

O	D	I	T	S	Z	A	P	C

Terminates the stack frame of a procedure. **LEAVE** reverses the action of a previous **ENTER** instruction by restoring SP and BP to the values they had before the procedure stack frame was initialized. **LEAVE** is equivalent to `mov sp, bp`, followed by `pop bp`.

11001001					
LEAVE	<code>leave</code>		88/86	—	
			286	5	
			386	4	
			486	5	

LES/LFS/LGS

Load Far Pointer to Extra Segment

See LDS.

O	D	I	T	S	Z	A	P	C

LGDT/LIDT/LLDT

Load Descriptor Table

80286–80486 Privileged Only

Loads a value from an operand into a descriptor table register. **LGDT** loads into the Global Descriptor Table, **LIDT** into the Interrupt Descriptor Table, and **LLDT** into the Local Descriptor Table. These instructions are available only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

00001111 00000001 <i>mod, 010, r/m</i> <i>disp (2)</i>		
LGDT <i>mem48</i>	lgdt descriptor	88/86 — 286 11 386 11 486 11
00001111 00000001 <i>mod, 011, r/m</i> <i>disp (2)</i>		
LIDT <i>mem48</i>	lidt descriptor	88/86 — 286 12 386 11 486 11
00001111 00000000 <i>mod, 010, r/m</i> <i>disp (0, 1, or 2)</i>		
LLDT <i>reg16</i>	lldt ax	88/86 — 286 17 386 20 486 11
LLDT <i>mem16</i>	lldt selector	88/86 — 286 19 386 24 486 11

LMSW

Load Machine Status Word
80286–80486 Privileged Only

O	D	I	T	S	Z	A	P	C

Loads a value from a memory operand into the Machine Status Word (MSW). This instruction is available only in privileged mode. See Intel documentation for details on the MSW and other protected-mode concepts.

00001111		00000001		mod, 110, r/m		disp (0, 1, or 2)			
LMSW <i>reg16</i>	lmsw ax	88/86	—	286	3	386	10	486	13
LMSW <i>mem16</i>	lmsw machine	88/86	—	286	6	386	13	486	13

LOCK

Lock the Bus

O	D	I	T	S	Z	A	P	C

Locks out other processors during execution of the next instruction. This instruction is a prefix. It must precede an instruction that accesses a memory location that another processor might attempt to access at the same time. See Intel documentation for details on multiprocessor environments.

11110000									
LOCK <i>instruction</i>	lock xchg ax, sem	88/86	2	286	0	386	0	486	1

O	D	I	T	S	Z	A	P	C

LODS/LODSB/ LODSW/LODSD Load String Operand

Loads a string from memory into the accumulator register. The string to be loaded is the source and must be pointed to by DS:SI (even if an operand is given). For each source element loaded, SI is adjusted according to the size of the operands and the status of the direction flag. SI is increased if the direction flag has been cleared with **CLD** or decreased if the direction flag has been set with **STD**.

If the **LODS** form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. A segment override can be given. If **LODSB** (bytes), **LODSW** (words), or **LODSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element will be loaded to AL, AX, or EAX.

LODS and its variations are not normally used with repeat prefixes, since there is no reason to repeatedly load memory values to a register.

1010110w				
LODS [<i>segreg</i> :] <i>src</i>	<i>lods</i>	<i>es:source</i>	88/86	12 (W88=16)
LODSB [[<i>segreg</i> :] <i>src</i>]	<i>lodsb</i>		286	5
LODSW [[<i>segreg</i> :] <i>src</i>]			386	5
LODSD [[<i>segreg</i> :] <i>src</i>]			486	5

LOOP/LOOPW/LOOPD

Loop

O	D	I	T	S	Z	A	P	C

Loops repeatedly to a specified label. **LOOP** decrements CX (without changing any flags) and, if the result is not 0, transfers execution to the address specified by the operand. On the 80386/486, **LOOP** uses the 16-bit CX in 16-bit mode and the 32-bit ECX in 32-bit mode. The default can be overridden with **LOOPW** (CX) or **LOOPD** (ECX). If CX is 0 after being decremented, execution continues at the next instruction. The operand must specify a short label (between -128 and +127 bytes from the instruction following the **LOOP** instruction).

11100010		<i>disp (1)</i>	
LOOP <i>label</i>	loop wend	88/86	17,noj=5
LOOPW <i>label</i> *		286	8+m,noj=4
LOOPD <i>label</i> *		386	11+m
		486	7,noj=6

* 80386/486 only.

O	D	I	T	S	Z	A	P	C

LOOP*condition*
LOOP*condition*W
LOOP*condition*D
 Loop Conditionally

Loops repeatedly to a specified label if *condition* is met and if CX is not 0. On the 80386/486, these instructions use the 16-bit CX in 16-bit mode and the 32-bit ECX in 32-bit mode. This default can be overridden with the **W** (CX) or **D** (ECX) forms of the instruction. The instruction decrements CX (without changing any flags) and tests whether the zero flag was set by a previous instruction (such as **CMP**). With **LOOPE** and **LOOPZ** (they are synonyms), execution is transferred to the label if the zero flag is set and CX is not 0. With **LOOPNE** and **LOOPNZ** (they are synonyms), execution is transferred to the label if the zero flag is cleared and CX is not 0. Execution continues at the next instruction if the condition is not met. Before entering the loop, CX should be set to the maximum number of repetitions desired.

11100001		<i>disp (1)</i>	
LOOPE <i>label</i>	loopz again	88/86	18,noj=6
LOOPEW <i>label</i> *		286	8+m,noj=4
LOOPED <i>label</i> *		386	11+m
LOOPZ <i>label</i>		486	9,noj=6
LOOPZW <i>label</i> *			
LOOPZD <i>label</i> *			
11100000		<i>disp (1)</i>	
LOOPNE <i>label</i>	loopnz for_next	88/86	19,noj=5
LOOPNEW <i>label</i> *		286	8,noj=4
LOOPND <i>label</i> *		386	11+m
LOOPNZ <i>label</i>		486	9,noj=6
LOOPNZW <i>label</i> *			
LOOPNZD <i>label</i> *			

* 80386/486 only.

LSL

Load Segment Limit 80286–80486 Protected Only

O	D	I	T	S	Z	A	P	C
					±			

Loads the segment limit of a selector into a specified register. The source operand must be a register or memory operand containing a selector. The destination operand must be a register that will receive the segment limit if the selector is valid and visible at the current privilege level. The zero flag is set if the segment limit is transferred, or cleared if it is not. See Intel documentation for details on selectors, segment limits, and other protected-mode concepts.

00001111	00000011	<i>mod, reg, r/m</i>	<i>disp (0, 1, or 2)</i>
LSL <i>reg16,reg16</i> LSL <i>reg32,reg32*</i>	<i>lsl ax,bx</i>	88/86 — 286 14 386 20,25† 486 10	
LSL <i>reg16,mem16</i> LSL <i>reg32,mem32*</i>	<i>lsl cx,seg_lim</i>	88/86 — 286 16 386 21,26† 486 10	

* 80386/486 only.

† The first value is for byte granular; the second is for page granular.

LSS

Load Far Pointer to Stack Segment

See LDS.

O	D	I	T	S	Z	A	P	C

LTR

Load Task Register 80286–80486 Privileged Only

Loads a value from the specified operand to the current task register. **LTR** is available only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.

00001111	00000000	<i>mod, 011, r/m</i>	<i>disp (0, 1, or 2)</i>
LTR <i>reg16</i>	ltr ax	88/86 — 286 17 386 23 486 20	
LTR <i>mem16</i>	ltr task	88/86 — 286 19 386 27 486 20	

MOV

Move Data

O	D	I	T	S	Z	A	P	C

Moves the value in the source operand to the destination operand. If the destination operand is SS, interrupts are disabled until the next instruction is executed (except on early versions of the 8088 and 8086).

100010dw mod, reg, r/m disp (0, 1, or 2)			
MOV reg, reg	mov dh, bh	88/86	2
	mov dx, cx	286	2
	mov bp, sp	386	2
		486	1
MOV mem, reg	mov array[di], bx	88/86	9+EA (W88=13+EA)
	mov count, cx	286	3
		386	2
		486	1
MOV reg, mem	mov bx, pointer	88/86	8+EA (W88=12+EA)
	mov dx, matrix[bx+di]	286	5
		386	4
		486	1
1100011w mod, 000, r/m disp (0, 1, or 2) data (1 or 2)			
MOV mem, immed	mov [bx], 15	88/86	10+EA (W88=14+EA)
	mov color, 7	286	3
		386	2
		486	1
1011w reg data (1 or 2)			
MOV reg, immed	mov cx, 256	88/86	4
	mov dx, OFFSET string	286	2
		386	2
		486	1
101000dw disp (2)			
MOV mem, accum	mov total, ax	88/86	10 (W88=14)
		286	3
		386	2
		486	1
MOV accum, mem	mov al, string	88/86	10 (W88=14)
		286	5
		386	4
		486	1

CONTINUED...

<div style="display: inline-block; border: 1px solid black; padding: 2px;">100011d0</div> <div style="display: inline-block; border: 1px solid black; padding: 2px; margin-left: 10px;"><i>mod, sreg, r/m</i></div> <div style="display: inline-block; margin-left: 10px;"><i>disp (0, 1, or 2)</i></div>		
MOV <i>segreg, reg16</i>	mov ds, ax	88/86 2 286 2,pm=17 386 2,pm=18 486 3,pm=9
MOV <i>segreg, mem16</i>	mov es, psp	88/86 8+EA (88=12+EA) 286 5,pm=19 386 5,pm=19 486 3,pm=9
MOV <i>reg16, segreg</i>	mov ax, ds	88/86 2 286 2 386 2 486 3
MOV <i>mem16, segreg</i>	mov stack_save, ss	88/86 9+EA (88=13+EA) 286 3 386 2 486 3

MOV

Move to/from
Special Registers
80386/486 Only

O	D	I	T	S	Z	A	P	C
?				?	?	?	?	?

Moves a value from a special register to or from a 32-bit general-purpose register. The special registers include the control registers CR0, CR2, and CR3; the debug registers DR0, DR1, DR2, DR3, DR6, and DR7; and the test registers TR6 and TR7. On the 80486, the test registers TR4, TR5, and TR7 are also available. See Intel documentation for details on special registers.

00001111	001000d0	11, <i>reg*</i> , <i>r/m</i>	
MOV <i>reg32, controlreg</i>	mov <i>eax, cr2</i>	88/86 — 286 — 386 6 486 4	
MOV <i>controlreg, reg32</i>	mov <i>cr0, ebx</i>	88/86 — 286 — 386 CR0=10, CR2=4, CR3=5 486 4, CR0=16	
00001111	001000d1	11, <i>reg*</i> , <i>r/m</i>	
MOV <i>reg32, debugreg</i>	mov <i>edx, dr3</i>	88/86 — 286 — 386 DR0-3=22, DR6-7=14 486 10	
MOV <i>debugreg, reg32</i>	mov <i>dr0, ecx</i>	88/86 — 286 — 386 DR0-3=22, DR6-7=16 486 11	
00001111	001001d0	11, <i>reg*</i> , <i>r/m</i>	
MOV <i>reg32, testreg</i>	mov <i>edx, tr6</i>	88/86 — 286 — 386 12 486 4, TR3=3	
MOV <i>testreg, reg32</i>	mov <i>tr7, eax</i>	88/86 — 286 — 386 12 486 4, TR3=6	

* The *reg* field contains the register number of the special register (for example, 000 for CR0, 011 for DR7, or 111 for TR7).

O	D	I	T	S	Z	A	P	C

MOVS/MOVSB/ MOVSW/MOVS Move String Data

Moves a string from one area of memory to another. The source string must be pointed to by DS:SI, and the destination address must be pointed to by ES:DI (even if operands are given). For each element moved, DI and SI are adjusted according to the size of the operands and the status of the direction flag. They are increased if the direction flag has been cleared with CLD, or decreased if the direction flag has been set with STD.

If the MOVS form of the instruction is used, operands must be provided to indicate the size of the data elements to be processed. A segment override can be given for the source operand (but not for the destination). If MOVSB (bytes), MOVSW (words), or MOVS (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed.

MOVS and its variations are normally used with the REP prefix.

1010010w			
MOVS [ES:] dest, [segreg:] src	rep movsb	88/86	18 (W88=26)
MOVSB [[ES:] dest, [segreg:] src]	movs dest, es:source	286	5
MOVSW [[ES:] dest, [segreg:] src]		386	7
MOVS [[ES:] dest, [segreg:] src]		486	7

MOVSB

Move with Sign-Extend
80386/486 Only

O	D	I	T	S	Z	A	P	C

Moves and sign-extends the value of the source operand to the destination register. **MOVSB** is used to copy a signed 8-bit or 16-bit source operand to a larger 16-bit or 32-bit destination register.

00001111	1011111w	mod, reg, r/m	disp (0, 1, 2, or 4)	
MOVSB <i>reg,reg</i>	movsb eax, bx	88/86	—	
	movsb ecx, bl	286	—	
	movsb bx, al	386	3	
		486	3	
MOVSB <i>reg,mem</i>	movsb cx, bsign	88/86	—	
	movsb edx, wsign	286	—	
	movsb eax, bsign	386	6	
		486	3	

MOVZB

Move with Zero-Extend
80386/486 Only

O	D	I	T	S	Z	A	P	C

Moves and zero-extends the value of the source operand to the destination register. **MOVZB** is used to copy an unsigned 8-bit or 16-bit source operand to a larger 16-bit or 32-bit destination register.

00001111	1011011w	mod, reg, r/m	disp (0, 1, 2, or 4)	
MOVZB <i>reg,reg</i>	movzb eax, bx	88/86	—	
	movzb ecx, bl	286	—	
	movzb bx, al	386	3	
		486	3	
MOVZB <i>reg,mem</i>	movzb cx, bunsign	88/86	—	
	movzb edx, wunsign	286	—	
	movzb eax, bunsign	386	6	
		486	3	

O	D	I	T	S	Z	A	P	C
±			?	?	?	?	±	

MUL

Unsigned Multiply

Multiplies an implied destination operand by a specified source operand. Both operands are treated as unsigned numbers. If a single 16-bit operand is given, the implied destination is AX and the product goes into the DX:AX register pair. If a single 8-bit operand is given, the implied destination is AL and the product goes into AX. On the 80386/486, if the operand is EAX, the product goes into the EDX:EAX register pair. The carry and overflow flags are set if DX is not 0 for 16-bit operands or if AH is not 0 for 8-bit operands.

1111011w		mod, 100,r/m		disp (0, 1, or 2)	
MUL reg	mul	bx	88/86	b=70-77,w=118-133	
	mul	dl	286	b=13,w=21	
			386	b=9-14,w=9-22,d=9-38*	
			486	b=13-18,w=13-26,d=13-42	
MUL mem	mul	factor	88/86	(b=76-83,w=124-139)+EA†	
	mul	WORD PTR [bx]	286	b=16,w=24	
			386	b=12-17,w=12-25,d=12-41*	
			486	b=13-18,w=13-26,d=13-42	

* The 80386/486 processors have an early-out multiplication algorithm. Therefore, multiplying an 8-bit or 16-bit value in EAX takes the same time as multiplying the value in AL or AX.

† Word memory operands on the 8088 take (128-143)+EA clocks.

NEG

Two's Complement Negation

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

Replaces the operand with its two's complement. **NEG** does this by subtracting the operand from 0. If the operand is 0, the carry flag is cleared. Otherwise, the carry flag is set. If the operand contains the maximum possible negative value (−128 for 8-bit operands or −32,768 for 16-bit operands), the value does not change, but the overflow and carry flags are set.

1111011w		mod, 011,r/m		disp (0, 1, or 2)	
NEG <i>reg</i>	neg ax	88/86	3		
		286	2		
		386	2		
		486	1		
NEG <i>mem</i>	neg balance	88/86	16+EA (W88=24+EA)		
		286	7		
		386	6		
		486	3		

O	D	I	T	S	Z	A	P	C

NOP No Operation

Performs no operation. **NOP** can be used for timing delays or alignment.

10010000*										
NOP	nop	<table border="0"> <tr><td>88/86</td><td>3</td></tr> <tr><td>286</td><td>3</td></tr> <tr><td>386</td><td>3</td></tr> <tr><td>486</td><td>3</td></tr> </table>	88/86	3	286	3	386	3	486	3
88/86	3									
286	3									
386	3									
486	3									

* The encoding is the same as XCHG AX,AX.

O	D	I	T	S	Z	A	P	C

NOT One's Complement Negation

Toggles each bit of the operand by clearing set bits and setting cleared bits.

1111011w <i>mod, 010,r/m</i> <i>disp (0, 1, or 2)</i>										
NOT reg	not ax	<table border="0"> <tr><td>88/86</td><td>3</td></tr> <tr><td>286</td><td>2</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	3	286	2	386	2	486	1
88/86	3									
286	2									
386	2									
486	1									
NOT mem	not masker	<table border="0"> <tr><td>88/86</td><td>16+EA (W88=24+EA)</td></tr> <tr><td>286</td><td>7</td></tr> <tr><td>386</td><td>6</td></tr> <tr><td>486</td><td>3</td></tr> </table>	88/86	16+EA (W88=24+EA)	286	7	386	6	486	3
88/86	16+EA (W88=24+EA)									
286	7									
386	6									
486	3									

OR

Inclusive OR

O	D	I	T	S	Z	A	P	C
0				±	±	?	±	0

Performs a bitwise OR operation on the source and destination operands and stores the result to the destination operand. For each bit position in the operands, if either or both bits are set, the corresponding bit of the result is set. Otherwise, the corresponding bit of the result is cleared.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">000010dw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod, reg, r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div>			
OR <i>reg,reg</i>	or ax, dx	88/86	3
		286	2
		386	2
		486	1
OR <i>mem,reg</i>	or bits, dx or [bp+6], cx	88/86	16+EA (W88=24+EA)
		286	7
		386	7
		486	3
OR <i>reg,mem</i>	or bx, masker or dx, color[di]	88/86	9+EA (W88=13+EA)
		286	7
		386	6
		486	2
<div style="border: 1px solid black; display: inline-block; padding: 2px;">100000sw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod,001, r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>			
OR <i>reg,immed</i>	or dx, 110110b	88/86	4
		286	3
		386	2
		486	1
OR <i>mem,immed</i>	or flag_rec, 8	88/86	(b=17,w=25)+EA
		286	7
		386	7
		486	3
<div style="border: 1px solid black; display: inline-block; padding: 2px;">0000110w</div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>			
OR <i>accum,immed</i>	or ax, 40h	88/86	4
		286	3
		386	2
		486	1

O	D	I	T	S	Z	A	P	C

OUT

Output to Port

Transfers a byte or word (or a doubleword on the 80386/486) to a port from the accumulator register. The port address is specified by the destination operand, which can be DX or an 8-bit constant. In protected mode, a general-protection fault occurs if **OUT** is used when the current privilege level is greater than the value of the IOPL flag.

1110011w <i>data (1)</i>			
OUT <i>immed8,accum</i>	out 60h, al	88/86	10 (88=14)
		286	3
		386	10,pm=4,24*
		486	16,pm=11,31*
1110111w			
OUT <i>DX,accum</i>	out dx, ax	88/86	8 (88=12)
	out dx, al	286	3
		386	11,pm=5,25*
		486	16,pm=10,30*

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

OUTS/OUTSB/ OUTSW/OUTSD

Output String to Port
80186–80486 Only

O	D	I	T	S	Z	A	P	C

Sends a string to a port. The string is considered the source and must be pointed to by DS:SI (even if an operand is given). The output port is specified in DX. For each element sent, SI is adjusted according to the size of the operand and the status of the direction flag. SI is increased if the direction flag has been cleared with CLD or decreased if the direction flag has been set with STD.

If the **OUTS** form of the instruction is used, an operand must be provided to indicate the size of data elements to be sent. A segment override can be given. If **OUTSB** (bytes), **OUTSW** (words), or **OUTSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be sent.

OUTS and its variations are normally used with the **REP** prefix. Before the instruction is executed, CX should contain the number of elements to send. In protected mode, a general-protection fault occurs if **OUTS** is used when the current privilege level is greater than the value of the IOPL flag.

0110111w				
OUTS DX, [<i>segreg:</i>] <i>src</i>	rep	outs dx,buffer	88/86	—
OUTSB [DX, [<i>segreg:</i>] <i>src</i>]		outsb	286	5
OUTSW [DX, [<i>segreg:</i>] <i>src</i>]	rep	outsw	386	14,pm=8,28*
OUTSD [DX, [<i>segreg:</i>] <i>src</i>]			486	17,pm=10,32*

* First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

O	D	I	T	S	Z	A	P	C

POP

Pop

Pops the top of the stack into the destination operand. The value at SS:SP is copied to the destination operand and SP is increased by 2. The destination operand can be a memory location, a general-purpose 16-bit register, or any segment register except CS. Use **RET** to pop CS. On the 80386/486, 32-bit values can be popped by giving a 32-bit operand. ESP is increased by 4 for 32-bit pops.

01011 <i>reg</i>			
POP <i>reg16</i> POP <i>reg32*</i>	pop <i>cx</i>	88/86 286 386 486	8 (88=12) 5 4 1
10001111 <i>mod, 000, r/m</i> <i>disp (2)</i>			
POP <i>mem16</i> POP <i>mem32*</i>	pop <i>param</i>	88/86 286 386 486	17+EA (88=25+EA) 5 5 6
000, <i>sreg, 111</i>			
POP <i>segreg</i>	pop <i>es</i> pop <i>ds</i> pop <i>ss</i>	88/86 286 386 486	8 (88=12) 5, pm=20 7, pm=21 3, pm=9
00001111 10, <i>sreg, 001</i>			
POP <i>segreg*</i>	pop <i>fs</i> pop <i>gs</i>	88/86 286 386 486	— — 7, pm=21 3, pm=9

* 80386/486 only.

POPA/POPAD

Pop All

80186–80486 Only

O	D	I	T	S	Z	A	P	C

Pops the top 16 bytes on the stack into the 8 general-purpose registers. The registers are popped in the following order: DI, SI, BP, SP, BX, DX, CX, AX. The value for the SP register is actually discarded rather than copied to SP. **POPA** always pops into 16-bit registers. On the 80386/486, use **POPAD** to pop into 32-bit registers.

01100001			
POPA	popa	88/86	—
POPAD*		286	19
		386	24
		486	9

* 80386/486 only.

POPF/POPFD

Pop Flags

O	D	I	T	S	Z	A	P	C
±	±	±	±	±	±	±	±	±

Pops the value on the top of the stack into the flags register. **POPF** always pops into the 16-bit flags register. On the 80386/486, use **POPFD** to pop into the 32-bit flags register.

10011101			
POPF	popf	88/86	8 (88=12)
POPFD*		286	5
		386	5
		486	9,pm=6

* 80386/486 only.

O	D	I	T	S	Z	A	P	C

PUSH/PUSHW/PUSHD

Push

Pushes the source operand onto the stack. SP is decreased by 2 and the source value is copied to SS:SP. The operand can be a memory location, a general-purpose 16-bit register, or a segment register. On the 80186–80486 processors, the operand can also be a constant. On the 80386/486, 32-bit values can be pushed by specifying a 32-bit operand. ESP is decreased by 4 for 32-bit pushes. On the 8088 and 8086, **PUSH SP** saves the value of SP after the push. On the 80186–80486 processors, **PUSH SP** saves the value of SP before the push. The **PUSHW** and **PUSHD** instructions push a word (2 bytes) and a doubleword (4 bytes), respectively.

01010 reg			
PUSH reg16	push dx	88/86	11 (88=15)
PUSH reg32*		286	3
PUSHW reg16		386	2
PUSHD reg16*		486	1
PUSHD reg32*			
11111111 mod, 110,r/m disp (2)			
PUSH mem16	push [di]	88/86	16+EA (88=24+EA)
PUSH mem32*	push fcount	286	5
		386	5
		486	4
00,sreg,110			
PUSH sereg	push es	88/86	10 (88=14)
PUSHW sereg	push ss	286	3
PUSHD sereg*	push cs	386	2
		486	3
00001111 10,sreg,000			
PUSH sereg	push fs	88/86	—
PUSHW sereg	push gs	286	—
PUSHD sereg*		386	2
		486	3
011010s0 data (1 or 2)			
PUSH immed	push 'a'	88/86	—
PUSHW immed	push 15000	286	3
PUSHD immed*		386	2
		486	1

* 80386/486 only.

PUSHA/PUSHAD

Push All

80186–80486 Only

O	D	I	T	S	Z	A	P	C

Pushes the eight general-purpose registers onto the stack. The registers are pushed in the following order: AX, CX, DX, BX, SP, BP, SI, DI. The value pushed for SP is the value before the instruction. **PUSHA** always pushes 16-bit registers. On the 80386/486, use **PUSHAD** to push 32-bit registers.

01100000			
PUSHA	pusha	88/86	—
PUSHAD*		286	17
		386	18
		486	11

* 80386/486 only.

O	D	I	T	S	Z	A	P	C

PUSHF/PUSHFD

Push Flags

Pushes the flags register onto the stack. **PUSHF** always pushes the 16-bit flags register. On the 80386/486, use **PUSHFD** to push the 32-bit flags register.

10011100			
PUSHF	pushf	88/86	10 (88=14)
PUSHFD*		286	3
		386	4
		486	4,pm=3

* 80386/486 only.

RCL/RCR/ROL/ROR

Rotate

O	D	I	T	S	Z	A	P	C
±								±

Rotates the bits in the destination operand the number of times specified in the source operand. **RCL** and **ROL** rotate the bits left; **RCR** and **ROR** rotate right.

ROL and **ROR** rotate the number of bits in the operand. For each rotation, the leftmost or rightmost bit is copied to the carry flag as well as rotated. **RCL** and **RCR** rotate through the carry flag. The carry flag becomes an extension of the operand so that a 9-bit rotation is done for 8-bit operands, or a 17-bit rotation for 16-bit operands.

On the 8088 and 8086, the source operand can be either CL or 1. On the 80186–80486, the source operand can be CL or an 8-bit constant. On the 80186–80486, rotate counts larger than 31 are masked off, but on the 8088 and 8086, larger rotate counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

1101000w		mod, TTT*, r/m	disp (0, 1, or 2)
ROL <i>reg,1</i> ROR <i>reg,1</i>	ror ax,1 rol dl,1	88/86 286 386 486	2 2 3 3
RCL <i>reg,1</i> RCR <i>reg,1</i>	rcl dx,1 rcr bl,1	88/86 286 386 486	2 2 9 3
ROL <i>mem,1</i> ROR <i>mem,1</i>	ror bits,1 rol WORD PTR [bx],1	88/86 286 386 486	15+EA (W88=23+EA) 7 7 4
RCL <i>mem,1</i> RCR <i>mem,1</i>	rcl WORD PTR [si],1 rcr WORD PTR m32[0],1	88/86 286 386 486	15+EA (W88=23+EA) 7 10 4

* TTT represents one of the following bit codes: 000 for ROL, 001 for ROR, 010 for RCL, or 011 for RCR.

CONTINUED...

1101001w		<i>mod,TTT*,r/m</i>	<i>disp (0, 1, or 2)</i>
ROL <i>reg,CL</i> ROR <i>reg,CL</i>	ror ax,cl rol dx,cl	88/86 286 386 486	8+4n 5+n 3 3
RCL <i>reg,CL</i> RCR <i>reg,CL</i>	rcl dx,cl rcr bl,cl	88/86 286 386 486	8+4n 5+n 9 8-30
ROL <i>mem,CL</i> ROR <i>mem,CL</i>	ror color,cl rol WORD PTR [bp+6],cl	88/86 286 386 486	20+EA+4n (W88=28+EA+4n) 8+n 7 4
RCL <i>mem,CL</i> RCR <i>mem,CL</i>	rcr WORD PTR [bx+di],cl rcl masker	88/86 286 386 486	20+EA+4n (W88=28+EA+4n) 8+n 10 9-31
1100000w		<i>mod,TTT*,r/m</i>	<i>disp (0, 1, or 2)</i> <i>data (1)</i>
ROL <i>reg,immed8</i> ROR <i>reg,immed8</i>	rol ax,13 ror bl,3	88/86 286 386 486	— 5+n 3 2
RCL <i>reg,immed8</i> RCR <i>reg,immed8</i>	rcl bx,5 rcr si,9	88/86 286 386 486	— 5+n 9 8-30
ROL <i>mem,immed8</i> ROR <i>mem,immed8</i>	rol BYTE PTR [bx],10 ror bits,6	88/86 286 386 486	— 8+n 7 4
RCL <i>mem,immed8</i> RCR <i>mem,immed8</i>	rcl WORD PTR [bp+8],5 rcr masker,3	88/86 286 386 486	— 8+n 10 9-31

* *TTT* represents one of the following bit codes: 000 for **ROL**, 001 for **ROR**, 010 for **RCL**, or 011 for **RCR**.

REP

Repeat String

O	D	I	T	S	Z	A	P	C

Repeats a string instruction the number of times indicated by **CX**. First, **CX** is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, **CX** is decremented, the string instruction is performed, and the loop continues with **CX** being compared to zero. **REP** is used with **MOVS** and **STOS**. **REP** can also be used with **INS** and **OUTS** on the 80186–80486 processors. On all processors except the 80386/486, combining a repeat prefix with a segment override can cause errors if an interrupt occurs.

11110011		1010010w			
REP MOVS <i>dest,src</i>	rep	movs source, dest	88/86	9+17n (W88=9+25n)	
REP MOVSB [<i>dest,src</i>]	rep	movsw	286	5+4n	
REP MOVSW [<i>dest,src</i>]			386	7+4n	
REP MOVSD [<i>dest,src</i>]			486	12+3n*	
11110011		1010101w			
REP STOS <i>dest</i>	rep	stosb	88/86	9+10n (W88=9+14n)	
REP STOSB [<i>dest</i>]	rep	stos dest	286	4+3n	
REP STOSW [<i>dest</i>]			386	5+5n	
REP STOSD [<i>dest</i>]			486	7+4n†	
11110011		1010101w			
REP LODS <i>dest</i>	rep	lodsb	88/86	—	
REP LODSB [<i>dest</i>]	rep	lods dest	286	—	
REP LODSW [<i>dest</i>]			386	—	
REP LODSD [<i>dest</i>]			486	7+4n†	
11110011		0110110w			
REP INS <i>dest,DX</i>	rep	insb	88/86	—	
REP INSB [<i>dest,DX</i>]	rep	ins dest, dx	286	5+4n	
REP INSW [<i>dest,DX</i>]			386	13+6n,pm=(7,27)+6n§	
REP INSD [<i>dest,DX</i>]			486	16+8n,pm=(10,30)+8n§	
11110011		0110111w			
REP OUTS <i>DX,src</i>	rep	outs dx, source	88/86	—	
REP OUTSB [<i>src</i>]	rep	outsw	286	5+4n	
REP OUTSW [<i>src</i>]			386	12+5n,pm=(6,26)+5n§	
REP OUTSD [<i>src</i>]			486	17+5n,pm=(11,31)+5n§	

* 5 if n = 0, 13 if n = 1

† 5 if n = 0

§ First protected-mode timing: CPL ≤ IOPL. Second timing: CPL > IOPL.

O	D	I	T	S	Z	A	P	C
					±			

REP *condition* Repeat String Conditionally

Repeats a string instruction as long as *condition* is true and the maximum count has not been reached. **REPE** and **REPZ** (they are synonyms) repeat while the zero flag is set. **REPNE** and **REPNZ** (they are synonyms) repeat while the zero flag is cleared. The conditional-repeat prefixes should only be used with **SCAS** and **CMPS**, since these are the only string instructions that modify the zero flag. Before executing the instruction, **CX** should be set to the maximum allowable number of repetitions. First, **CX** is compared to zero; if it equals zero, execution proceeds to the next instruction. Otherwise, **CX** is decremented, the string instruction is performed, and the loop continues with **CX** being compared to zero. On all processors except the 80386/486, combining a repeat prefix with a segment override may cause errors if an interrupt occurs during a string operation.

11110011	1010011w				
REPE CMPS <i>src,dest</i>	repz	cmpsb	88/86	9+22n (W88=9+30n)	
REPE CMPSB [<i>src,dest</i>]	repe	cmps <i>src,dest</i>	286	5+9n	
REPE CMPSW [<i>src,dest</i>]			386	5+9n	
REPE CMPSD [<i>src,dest</i>]			486	7+7n*	
11110011	1010111w				
REPE SCAS <i>dest</i>	repe	scas <i>dest</i>	88/86	9+15n (W88=9+19n)	
REPE SCASB [<i>dest</i>]	repz	scasw	286	5+8n	
REPE SCASW [<i>dest</i>]			386	5+8n	
REPE SCASD [<i>dest</i>]			486	7+5n*	
11110010	1010011w				
REPNE CMPS <i>src,dest</i>	repne	cmpsw	88/86	9+22n (W88=9+30n)	
REPNE CMPSB [<i>src,dest</i>]	repnz	cmps <i>src,dest</i>	286	5+9n	
REPNE CMPSW [<i>src,dest</i>]			386	5+9n	
REPNE CMPSD [<i>src,dest</i>]			486	7+7n*	
11110010	1010111w				
REPNE SCAS <i>dest</i>	repne	scas <i>dest</i>	88/86	9+15n (W88=9+19n)	
REPNE SCASB [<i>dest</i>]	repnz	scasb	286	5+8n	
REPNE SCASW [<i>dest</i>]			386	5+8n	
REPNE SCASD [<i>dest</i>]			486	7+5n*	

* 5 if n = 0

RET/RETN/RETF

Return from Procedure

O	D	I	T	S	Z	A	P	C

Returns from a procedure by transferring control to an address popped from the top of the stack. A constant operand can be given indicating the number of additional bytes to release. The constant is normally used to adjust the stack for arguments pushed before the procedure was called. The size of a return (near or far) is the size of the procedure in which the **RET** is defined with the **PROC** directive. **RETN** can be used to specify a near return; **RETF** can specify a far return. A near return pops a word into IP. A far return pops a word into IP and then pops a word into CS. After the return, the number of bytes given in the operand (if any) is added to SP.

11000011			
RET	ret	88/86	16 (88=20)
RETN	retn	286	11+m
		386	10+m
		486	5
11000010 <i>data (2)</i>			
RET <i>immed16</i>	ret 2	88/86	20 (88=24)
RETN <i>immed16</i>	retn 8	286	11+m
		386	10+m
		486	5
11001011			
RET	ret	88/86	26 (88=34)
RETF	retf	286	15+m,pm=25+m,55*
		386	18+m,pm=32+m,62*
		486	13,pm=18,33*
11001010 <i>data (2)</i>			
RET <i>immed16</i>	ret 8	88/86	25 (88=33)
RETF <i>immed16</i>	retf 32	286	15+m,pm=25+m,55*
		386	18+m,pm=32+m,68*
		486	14,pm=17,33*

* The first protected-mode timing is for a return to the same privilege level; the second is for a return to a lesser privilege level.

ROL/ROR

Rotate

See RCL/RCR.

O	D	I	T	S	Z	A	P	C
				±	±	±	±	±

SAHF

Store AH into Flags

Transfers AH into bits 0 to 7 of the flags register. This includes the carry, parity, auxiliary carry, zero, and sign flags, but not the trap, interrupt, direction, or overflow flags.

10011110			
SAHF	sahf	88/86	4
		286	2
		386	3
		486	2

SAL/SAR

Shift

See SHL/SHR/SAL/SAR.

SBB

Subtract with Borrow

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

Adds the carry flag to the second operand, then subtracts that value from the first operand. This result is assigned to the first operand. **SBB** is used to subtract the least significant portions of numbers that must be processed in multiple registers.

<div style="border: 1px solid black; display: inline-block; padding: 2px;">000110dw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod, reg, r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div>										
SBB <i>reg,reg</i>	sbb dx, cx	<table border="1"> <tr><td>88/86</td><td>3</td></tr> <tr><td>286</td><td>2</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	3	286	2	386	2	486	1
88/86	3									
286	2									
386	2									
486	1									
SBB <i>mem,reg</i>	sbb WORD PTR m32 [2], dx	<table border="1"> <tr><td>88/86</td><td>16+EA (W88=24+EA)</td></tr> <tr><td>286</td><td>7</td></tr> <tr><td>386</td><td>6</td></tr> <tr><td>486</td><td>3</td></tr> </table>	88/86	16+EA (W88=24+EA)	286	7	386	6	486	3
88/86	16+EA (W88=24+EA)									
286	7									
386	6									
486	3									
SBB <i>reg,mem</i>	sbb dx, WORD PTR m32 [2]	<table border="1"> <tr><td>88/86</td><td>9+EA (W88=13+EA)</td></tr> <tr><td>286</td><td>7</td></tr> <tr><td>386</td><td>7</td></tr> <tr><td>486</td><td>2</td></tr> </table>	88/86	9+EA (W88=13+EA)	286	7	386	7	486	2
88/86	9+EA (W88=13+EA)									
286	7									
386	7									
486	2									
<div style="border: 1px solid black; display: inline-block; padding: 2px;">100000sw</div> <div style="border: 1px solid black; display: inline-block; padding: 2px; margin-left: 10px;"><i>mod,011, r/m</i></div> <div style="margin-left: 10px;"><i>disp (0, 1, or 2)</i></div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>										
SBB <i>reg,immed</i>	sbb dx, 45	<table border="1"> <tr><td>88/86</td><td>4</td></tr> <tr><td>286</td><td>3</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	4	286	3	386	2	486	1
88/86	4									
286	3									
386	2									
486	1									
SBB <i>mem,immed</i>	sbb WORD PTR m32 [2], 40	<table border="1"> <tr><td>88/86</td><td>17+EA (W88=25+EA)</td></tr> <tr><td>286</td><td>7</td></tr> <tr><td>386</td><td>7</td></tr> <tr><td>486</td><td>3</td></tr> </table>	88/86	17+EA (W88=25+EA)	286	7	386	7	486	3
88/86	17+EA (W88=25+EA)									
286	7									
386	7									
486	3									
<div style="border: 1px solid black; display: inline-block; padding: 2px;">0001110w</div> <div style="margin-left: 10px;"><i>data (1 or 2)</i></div>										
SBB <i>accum,immed</i>	sbb ax, 320	<table border="1"> <tr><td>88/86</td><td>4</td></tr> <tr><td>86</td><td>3</td></tr> <tr><td>386</td><td>2</td></tr> <tr><td>486</td><td>1</td></tr> </table>	88/86	4	86	3	386	2	486	1
88/86	4									
86	3									
386	2									
486	1									

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

SCAS/SCASB/ SCASW/SCASD

Scan String Flags

Scans a string to find a value specified in the accumulator register. The string to be scanned is considered the destination and must be pointed to by ES:DI (even if an operand is specified). For each element, the destination element is subtracted from the accumulator value and the flags are updated to reflect the result (although the result is not stored). DI is adjusted according to the size of the operands and the status of the direction flag. DI is increased if the direction flag has been cleared with **CLD** or decreased if the direction flag has been set with **STD**.

If the **SCAS** form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. No segment override is allowed. If **SCASB** (bytes), **SCASW** (words), or **SCASD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element scanned for is in AL, AX, or EAX.

SCAS and its variations are normally used with repeat prefixes. **REPNE** (or **REPNZ**) is used to find the first match of the accumulator value. **REPE** (or **REPZ**) is used to find the first nonmatch. Before the comparison, CX should contain the maximum number of elements to compare. After a **REPNE SCAS**, the zero flag will be cleared if no match was found. After a **REPE SCAS**, the zero flag will be set if no nonmatch was found. Otherwise, ES:DI will point to the element past the first match or nonmatch.

1010111w				
SCAS [[ES:] <i>dest</i>	repne	scasw	88/86	15 (W88=19)
SCASB [[ES:] <i>dest</i>]	repe	scasb	286	7
SCASW [[ES:] <i>dest</i>]	scas	es:destin	386	7
SCASD [[ES:] <i>dest</i>]			486	6

SET *condition*

Set Conditionally

80386/486 Only

O	D	I	T	S	Z	A	P	C

Sets the byte specified in the operand to 1 if *condition* is true or to 0 if *condition* is false. The condition is tested by checking the flags shown in the table on the following page. The instruction is used to set Boolean flags conditionally.

00001111	1001 <i>cond</i>	<i>mod,000,r/m</i>
SET <i>condition reg8</i>	setc dh setz al setae bl	88/86 — 286 — 386 4 486 true=4, false=3
SET <i>condition mem8</i>	seto BYTE PTR [ebx] setle flag sete Booleans[di]	88/86 — 286 — 386 5 486 true=3, false=4

CONTINUED...

SET CONDITIONS

Opcode	Mnemonic	Flags Checked	Description
10010010	SETB/SETNAE	CF=1	Set if below/not above or equal (unsigned comparisons)
10010011	SETAE/SETNB	CF=0	Set if above or equal/not below (unsigned comparisons)
10010110	SETBE/SETNA	CF=1 or ZF=1	Set if below or equal/not above (unsigned comparisons)
10010111	SETA/SETNBE	CF=0 and ZF=0	Set if above/not below or equal (unsigned comparisons)
10010100	SETE/SETZ	ZF=1	Set if equal/zero
10010101	SETNE/SETNZ	ZF=0	Set if not equal/not zero
10011100	SETL/SETNGE	SF≠OF	Set if less/not greater or equal (signed comparisons)
10011101	SETGE/SETNL	SF=OF	Set if greater or equal/not less (signed comparisons)
10011110	SETLE/SETNG	ZF=1 or SF≠OF	Set if less or equal/not greater or equal (signed comparisons)
10011111	SETG/SETNLE	ZF=0 and SF=OF	Set if greater/not less or equal (signed comparisons)
10011000	SETS	SF=1	Set if sign
10011001	SETNS	SF=0	Set if not sign
10010010	SETC	F=1	Set if carry
10010011	SETNC	CF=0	Set if not carry
10010000	SETO	OF=1	Set if overflow
10010001	SETNO	OF=0	Set if not overflow
10011010	SETP/SETPE	PF=1	Set if parity/parity even
10011011	SETNP/SETPO	PF=0	Set if no parity/parity odd

SGDT/SIDT/SLDT

Store Descriptor Table

80286–80486 Only

O	D	I	T	S	Z	A	P	C

Stores a descriptor table register into a specified operand. **SGDT** stores the Global Descriptor Table; **SIDT**, the Interrupt Descriptor Table; and **SLDT**, the Local Descriptor Table. These instructions are generally useful only in privileged mode. See Intel documentation for details on descriptor tables and other protected-mode concepts.

<input type="text" value="00001111"/> <input type="text" value="00000001"/> <input type="text" value="mod,000,r/m"/>		<i>disp (2)</i>	
SGDT <i>mem48</i>	sgdt descriptor	88/86	—
		286	11
		386	9
		486	10
<input type="text" value="00001111"/> <input type="text" value="00000001"/> <input type="text" value="mod,001,r/m"/>		<i>disp (2)</i>	
SIDT <i>mem48</i>	sidt descriptor	88/86	—
		286	12
		386	9
		486	10
<input type="text" value="00001111"/> <input type="text" value="00000000"/> <input type="text" value="mod, 000,r/m"/>		<i>disp (0, 1, or 2)</i>	
SLDT <i>reg16</i>	sldt ax	88/86	—
		286	2
		386	2
		486	2
SLDT <i>mem16</i>	sldt selector	88/86	—
		286	3
		386	2
		486	3

O	D	I	T	S	Z	A	P	C
±				±	±	?	±	±

SHL/SHR/SAL/SAR Shift

Shifts the bits in the destination operand the number of times specified by the source operand. **SAL** and **SHL** shift the bits left; **SAR** and **SHR** shift right.

With **SHL**, **SAL**, and **SHR**, the bit shifted off the end of the operand is copied into the carry flag and the leftmost or rightmost bit opened by the shift is set to 0. With **SAR**, the bit shifted off the end of the operand is copied into the carry flag and the leftmost bit opened by the shift retains its previous value (thus preserving the sign of the operand). **SAL** and **SHL** are synonyms.

On the 8088 and 8086, the source operand can be either CL or 1. On the 80186–80486 processors, the source operand can be CL or an 8-bit constant. On the 80186–80486 processors, shift counts larger than 31 are masked off, but on the 8088 and 8086, larger shift counts are performed despite the inefficiency involved. The overflow flag is only modified by single-bit variations of the instruction; for multiple-bit variations, it is undefined.

1101000w		mod,TTT*,r/m		disp (0, 1, or 2)	
SAR <i>reg,1</i>	sar	di,1	88/86	2	
	sar	cl,1	286	2	
			386	3	
			486	3	
SAL <i>reg,1</i> SHL <i>reg,1</i> SHR <i>reg,1</i>	shr	dh,1	88/86	2	
	shl	si,1	286	2	
	sal	bx,1	386	3	
			486	3	
SAR <i>mem,1</i>	sar	count,1	88/86	15+EA (W88=23+EA)	
			286	7	
			386	7	
			486	4	
SAL <i>mem,1</i> SHL <i>mem,1</i> SHR <i>mem,1</i>	sal	WORD PTR m32[0],1	88/86	15+EA (W88=23+EA)	
	shl	index,1	286	7	
	shr	unsign[di],1	386	7	
			486	4	

* *TTT* represents one of the following bit codes: 100 for **SHL** or **SAL**, 101 for **SHR**, or 111 for **SAR**.

CONTINUED...

1101001w mod,TTT*,r/m disp (0, 1, or 2)		
SAR <i>reg,CL</i>	sar bx,cl sar dx,cl	88/86 8+4n 286 5+n 386 3 486 3
SAL <i>reg,CL</i> SHL <i>reg,CL</i> SHR <i>reg,CL</i>	shr dx,cl shl di,cl sal ah,cl	88/86 8+4n 286 5+n 386 3 486 3
SAR <i>mem,CL</i>	sar sign,cl sar WORD PTR [bp+8],cl	88/86 20+EA+4n (W88=28+EA+4n) 286 8+n 386 7 486 4
SAL <i>mem,CL</i> SHL <i>mem,CL</i> SHR <i>mem,CL</i>	shr WORD PTR m32[2],cl sal BYTE PTR [di],cl shl index,cl	88/86 20+EA+4n (W88=28+EA+4n) 286 8+n 386 7 486 4
1100000w mod,TTT*,r/m disp (0, 1, or 2) data (1)		
SAR <i>reg,immed8</i>	sar bx,5 sar cl,5	88/86 — 286 5+n 386 3 486 2
SAL <i>reg,immed8</i> SHL <i>reg,immed8</i> SHR <i>reg,immed8</i>	sal cx,6 shl di,2 shr bx,8	88/86 — 286 5+n 386 3 486 2
SAR <i>mem,immed8</i>	sar sign_count,3 sar WORD PTR [bx],5	88/86 — 286 8+n 386 7 486 4
SAL <i>mem,immed8</i> SHL <i>mem,immed8</i> SHR <i>mem,immed8</i>	shr mem16,11 shl unsign,4 sal array[bx+di],14	88/86 — 286 8+n 386 7 486 4

* TTT represents one of the following bit codes: 100 for SHL or SAL, 101 for SHR, or 111 for SAR.

O	D	I	T	S	Z	A	P	C
?				±	±	?	±	±

SHLD/SHRD

Double Precision Shift

80386/486 Only

Shifts the bits of the second operand into the first operand. The number of bits shifted is specified by the third operand. **SHLD** shifts the first operand to the left by the number of positions specified in the count. The positions opened by the shift are filled by the most significant bits of the second operand. **SHRD** shifts the first operand to the right by the number of positions specified in the count. The positions opened by the shift are filled by the least significant bits of the second operand. The count operand can be either CL or an 8-bit constant. If a shift count larger than 31 is given, it is adjusted by using the remainder (modulus) of a division by 32.

00001111	10100100	<i>mod,reg,r/m</i>	<i>disp (0, 1, or 2)</i>	<i>data (1)</i>
SHLD <i>reg16,reg16,immed8</i> SHLD <i>reg32,reg32,immed8</i>	shld ax, dx, 10		88/86	—
			286	—
			386	3
			486	2
SHLD <i>mem16,reg16,immed8</i> SHLD <i>mem32,reg32,immed8</i>	shld bits, cx, 5		88/86	—
			286	—
			386	7
			486	3
00001111	10101100	<i>mod,reg,r/m</i>	<i>disp (0, 1, or 2)</i>	<i>data (1)</i>
SHRD <i>reg16,reg16,immed8</i> SHRD <i>reg32,reg32,immed8</i>	shrd cx, si, 3		88/86	—
			286	—
			386	3
			486	2
SHRD <i>mem16,reg16,immed8</i> SHRD <i>mem32,reg32,immed8</i>	shrd [di], dx, 13		88/86	—
			286	—
			386	7
			486	3
00001111	10100101	<i>mod,reg,r/m</i>	<i>disp (0, 1, or 2)</i>	<i>data (1)</i>
SHLD <i>reg16,reg16,CL</i> SHLD <i>reg32,reg32,CL</i>	shld ax, dx, cl		88/86	—
			286	—
			386	3
			486	3
SHLD <i>mem16,reg16,CL</i> SHLD <i>mem32,reg32,CL</i>	shld masker, ax, cl		88/86	—
			286	—
			386	7
			486	4

CONTINUED...

00001111		10101101		mod,reg,r/m		disp (0, 1, or 2)	
SHRD <i>reg16,reg16,CL</i>		shrd bx, dx, cl		88/86	—		
SHRD <i>reg32,reg32,CL</i>				286	—		
				386	3		
				486	3		
SHRD <i>mem16,reg16,CL</i>		shrd [bx], dx, cl		88/86	—		
SHRD <i>mem32,reg32,CL</i>				286	—		
				386	7		
				486	4		

SMSW

Store Machine Status Word
80286–80486 Only

O	D	I	T	S	Z	A	P	C

Stores the Machine Status Word (MSW) into a specified memory operand. **SMSW** is generally useful only in protected mode. See Intel documentation for details on the MSW and other protected-mode concepts.

00001111		00000001		mod,100,r/m		disp (0, 1, or 2)	
SMSW <i>reg16</i>		smsw ax		88/86	—		
				286	2		
				386	2		
				486	2		
SMSW <i>mem16</i>		smsw machine		88/86	—		
				286	3		
				386	3		
				486	3		

O	D	I	T	S	Z	A	P	C
								1

STC

Set Carry Flag

Sets the carry flag.

11111001		
STC	stc	88/86 2 286 2 386 2 486 2

O	D	I	T	S	Z	A	P	C
	1							

STD

Set Direction Flag

Sets the direction flag. All subsequent string instructions will process down (from high addresses to low addresses).

11111101		
STD	std	88/86 2 286 2 386 2 486 2

STI

Set Interrupt Flag

O	D	I	T	S	Z	A	P	C
		1						

Sets the interrupt flag. When the interrupt flag is set, maskable interrupts are recognized. If interrupts were disabled by a previous CLI instruction, pending interrupts will not be executed immediately; they will be executed after the instruction following STI.

11111011			
STI	sti	88/86	2
		286	2
		386	3
		486	5

O	D	I	T	S	Z	A	P	C

STOS/STOSB/ STOSW/STOSD

Store String Data

Stores the value in the accumulator in a string. The string to be filled is the destination and must be pointed to by ES:DI (even if an operand is given). For each source element loaded, DI is adjusted according to the size of the operands and the status of the direction flag. DI is increased if the direction flag has been cleared with **CLD** or decreased if the direction flag has been set with **STD**.

If the **STOS** form of the instruction is used, an operand must be provided to indicate the size of the data elements to be processed. No segment override is allowed. If **STOSB** (bytes), **STOSW** (words), or **STOSD** (doublewords on the 80386/486 only) is used, the instruction determines the size of the data elements to be processed and whether the element comes from AL, AX, or EAX.

STOS and its variations are often used with the **REP** prefix. Before the repeated instruction is executed, CX should contain the number of elements to store.

1010101w			
STOS [ES:] <i>dest</i>	stos es:dstring	88/86	11 (W88=15)
STOSB [[ES:] <i>dest</i>]	rep stosw	286	3
STOSW [[ES:] <i>dest</i>]	rep stosb	386	4
STOSD [[ES:] <i>dest</i>]		486	5

STR

Store Task Register
80286–80486 Only

O	D	I	T	S	Z	A	P	C

Stores the current task register to the specified operand. This instruction is generally useful only in privileged mode. See Intel documentation for details on task registers and other protected-mode concepts.

00001111		00000000		mod, 001, reg		disp (0, 1, or 2)				
STR <i>reg16</i>	str	cx	88/86	—	286	2	386	2	486	2
STR <i>mem16</i>	str	taskreg	88/86	—	286	3	386	2	486	3

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

SUB Subtract

Subtracts the source operand from the destination operand and stores the result in the destination operand.

001010dw		mod, reg, r/m	<i>disp (0, 1, or 2)</i>	
SUB <i>reg,reg</i>	sub ax,bx	88/86	3	
	sub bh,dh	286	2	
		386	2	
		486	1	
SUB <i>mem,reg</i>	sub tally,bx	88/86	16+EA (W88=24+EA)	
	sub array[di],bl	286	7	
		386	6	
		486	3	
SUB <i>reg,mem</i>	sub cx,discard	88/86	9+EA (W88=13+EA)	
	sub al,[bx]	286	7	
		386	7	
		486	2	
10000sw		mod,101,r/m	<i>disp (0, 1, or 2)</i> <i>data (1 or 2)</i>	
SUB <i>reg,immed</i>	sub dx,45	88/86	4	
	sub bl,7	286	3	
		386	2	
		486	1	
SUB <i>mem,immed</i>	sub total,4000	88/86	17+EA (W88=25+EA)	
	sub BYTE PTR [bx+di],2	286	7	
		386	7	
		486	3	
0010110w		<i>data (1 or 2)</i>		
SUB <i>accum,immed</i>	sub ax,32000	88/86	4	
		286	3	
		386	2	
		486	1	

TEST

Logical Compare

O	D	I	T	S	Z	A	P	C
0				±	±	?	±	0

Tests specified bits of an operand and sets the flags for a subsequent conditional jump or set instruction. One of the operands contains the value to be tested. The other contains a bit mask indicating the bits to be tested. **TEST** works by doing a bitwise AND operation on the source and destination operands. The flags are modified according to the result, but the destination operand is not changed. This instruction is the same as the **AND** instruction, except the result is not stored.

1000010w		mod, reg, r/m		disp (0, 1, or 2)	
TEST reg,reg	test dx,bx	88/86	3		
	test bl,ch	286	2		
		386	2		
		486	1		
TEST mem,reg TEST reg,mem*	test dx,flags	88/86	9+EA (W88=13+EA)		
	test bl,bitarray[bx]	286	6		
		386	5		
		486	2		
1111011w		mod,000,r/m		disp (0, 1, or 2) data (1 or 2)	
TEST reg,immed	test cx,30h	88/86	5		
	test cl,1011b	286	3		
		386	2		
		486	1		
TEST mem,immed	test masker,1	88/86	11+EA		
	test BYTE PTR [bx],03h	286	6		
		386	5		
		486	2		
1010100w		data (1 or 2)			
TEST accum,immed	test ax,90h	88/86	4		
		286	3		
		386	2		
		486	1		

* MASM transposes **TEST reg,mem**; that is, it is encoded as **TEST mem,reg**.

O	D	I	T	S	Z	A	P	C
					±			

VERR/VERW

Verify Read or Write
80286-80486 Protected Only

Verifies that a specified segment selector is valid and can be read or written to at the current privilege level. **VERR** verifies that the selector is readable. **VERW** verifies that the selector can be written to. If the segment is verified, the zero flag is set. Otherwise, the zero flag is cleared.

00001111	00000000	<i>mod, 100, r/m</i>	<i>disp (0, 1, or 2)</i>
VERR <i>reg16</i>	verr ax	88/86 — 286 14 386 10 486 11	
VERR <i>mem16</i>	verr selector	88/86 — 286 16 386 11 486 11	
00001111	00000000	<i>mod, 101, r/m</i>	<i>disp (0, 1, or 2)</i>
VERW <i>reg16</i>	verw cx	88/86 — 286 14 386 15 486 11	
VERW <i>mem16</i>	verw selector	88/86 — 286 16 386 16 486 11	

WAIT

Wait

O	D	I	T	S	Z	A	P	C

Suspends processor execution until the processor receives a signal that a coprocessor has finished a simultaneous operation. It should be used to prevent a coprocessor instruction from modifying a memory location that is being modified simultaneously by a processor instruction. **WAIT** is the same as the coprocessor **FWAIT** instruction.

10011011			
WAIT	wait	88/86	4
		286	3
		386	6
		486	1-3

O	D	I	T	S	Z	A	P	C

WBINVD

**Write Back and Invalidate
Data Cache
80486 Only**

Empties the contents of the current data cache but first writes changes to memory. Proper use of this instruction requires knowledge of how contents are placed in the cache. **WBINVD** is intended primarily for systems programming. See Intel documentation for details.

00001111	00001001		
WBINVD	wbinvd	88/86	—
		286	—
		386	—
		486	5

O	D	I	T	S	Z	A	P	C
±				±	±	±	±	±

XADD

**Exchange and Add
80486 Only**

Adds the source and destination operands and stores the sum in the destination; simultaneously, the original value of the destination is moved to the source. The instruction sets flags according to the result of the addition.

00001111	1100000b	mod, reg, r/m	disp (0, 1, or 2)
XADD mem,reg	xadd warr[bx],ax xadd string,bl	88/86	—
		286	—
		386	—
		486	4
XADD reg,reg	xadd dl,al xadd bx,dx 386	88/86	—
		286	—
		—	—
		486	3

XCHG

Exchange

O	D	I	T	S	Z	A	P	C

Exchanges the values of the source and destination operands.

1000011w		mod,reg,r/m		disp (0, 1, or 2)	
XCHG <i>reg,reg</i>	xchg <i>cx,dx</i>	88/86	4		
	xchg <i>l,dh</i>	286	3		
	xchg <i>al,ah</i>	386	3		
		486	3		
XCHG <i>reg,mem</i> XCHG <i>mem,reg</i>	xchg [<i>bx</i>], <i>ax</i>	88/86	17+EA (W88=25+EA)		
	xchg <i>bx,pointer</i>	286	5		
		386	5		
		486	5		
10010 <i>reg</i>					
XCHG <i>accum,reg16*</i> XCHG <i>reg16,accum*</i>	xchg <i>ax,cx</i>	88/86	3		
	xchg <i>cx,ax</i>	286	3		
		386	3		
		486	3		

* On the 80386/486, the accumulator may also be exchanged with a 32-bit register.

XLAT/XLATB

Translate

O	D	I	T	S	Z	A	P	C

Translates a value from one coding system to another by looking up the value to be translated in a table stored in memory. Before the instruction is executed, BX should point to a table in memory and AL should contain the unsigned position of the value to be translated from the table. After the instruction, AL contains the table value with the specified position. No operand is required, but one can be given in order to specify a segment override. DS is assumed unless a segment override is given. XLATB is a synonym for XLAT. Either version allows an operand, but neither requires one.

11010111			
XLAT [[<i>segreg</i> :] <i>mem</i>]	xlat	88/86	11
XLATB [[<i>segreg</i> :] <i>mem</i>]	xlatb <i>es:table</i>	286	5
		386	5
		486	4

O	D	I	T	S	Z	A	P	C
0				±	±	?	±	0

XOR Exclusive OR

Performs a bitwise exclusive OR operation on the source and destination operands and stores the result in the destination. For each bit position in the operands, if both bits are set or if both bits are cleared, the corresponding bit of the result is cleared. Otherwise, the corresponding bit of the result is set.

001100dw mod, reg, r/m <i>disp (0, 1, or 2)</i>			
XOR <i>reg,reg</i>	xor cx, bx	88/86 3	
	xor ah, al	286 2	
		386 2	
		486 1	
XOR <i>mem,reg</i>	xor [bp+10], cx	88/86 16+EA (W88=24+EA)	
	xor masked, bx	286 7	
		386 6	
		486 3	
XOR <i>reg,mem</i>	xor cx, flags	88/86 9+EA (W88=13+EA)	
	xor bl, bitarray[di]	286 7	
		386 7	
		486 2	
100000sw mod, 110, r/m <i>disp (0, 1, or 2)</i> <i>data (1 or 2)</i>			
XOR <i>reg,immed</i>	xor bx, 10h	88/86 4	
	xor bl, 1	286 3	
		386 2	
		486 1	
XOR <i>mem,immed</i>	xor Boolean, 1	88/86 17+EA (W88=25+EA)	
	xor switches[bx], 101b	286 7	
		386 7	
		486 3	
0011010w <i>data (1 or 2)</i>			
XOR <i>accum,immed</i>	xor ax, 01010101b	88/86 4	
		286 3	
		386 2	
		486 1	

Coprocessor

Interpreting Coprocessor Instructions

- Syntax

- Examples

- Clock Speeds

- Instruction Size

Architecture

Instructions



Topical Cross-Reference for Coprocessor

Load

FLD/FILD/FBLD
FXCH
FLDCW
FLDENV
FRSTOR

Store Data

FST/FIST
FSTP/FISTP/FBSTP
FSTCW/FNSTCW
FSTSW/FNSTSW
FSAVE/FNSAVE
FSTENV/FNSTENV

Load Constant

FLD1
FLDL2E
FLDL2T
FLDLG2
FLDLN2
FLDPI
FLDZ

Arithmetic

FADD/FIADD
FADDP
FSUB/FISUB
FSUBP
FSUBR/FISUBR
FSUBRP
FMUL/FIMUL
FMULP
FSCALE
FDIV/FIDIV
FDIVP
FDIVR/FIDIVR
FDIVRP
FABS
FCHS
FRNDINT
FSQRT
FPREM
FPREM1§
EXTRACT

Transcendental

FPTAN
FPATAN
FSIN§
FCOS§
FSINCOS§
F2XM1
FYL2X
FYL2P1
FPREM
FPREM1§

Compare

FCOM/FICOM
FCOMP/FICOMP
FCOMPP
FUCOM§
FUCOMP§
FUCOMPP§
FTST
FXAM
FSTSW/FNSTSW

Processor Control

FINIT/FNINIT
FFREE
FNOP
FWAIT
FDECSTP
FINCSTP
FCLEX/FNCLEX
FSETPM†
FDISI/FNDISI*
FENI/FNENI*
FSAVE/FNSAVE
FLDCW
FRSTOR
FSTCW/FNSTCW
FSTSW/FNSTSW
FSTENV/FNSTENV

* 8087 only.

† 80287 only.

§ 80387/486 only.

Interpreting Coprocessor Instructions

This section provides an alphabetical reference to instructions of the 8087, 80287, and 80387 coprocessors. The format is the same as the processor instructions except that encodings are not provided. Differences are noted below.

The 80486 has the coprocessor built in. This one chip executes all the instructions listed in the previous section and this section.

Syntax

Syntaxes in Column 1 use the following abbreviations for operand types:

<i>reg</i>	A coprocessor stack register
<i>memreal</i>	A direct or indirect memory operand storing a real number
<i>memint</i>	A direct or indirect memory operand storing a binary integer
<i>membcd</i>	A direct or indirect memory operand storing a BCD number

Examples

The position of the examples in Column 2 is not related to the clock speeds in Column 3.

Clock Speeds

Column 3 shows the clock speeds for each processor. Sometimes an instruction may have more than one possible clock speed. The following abbreviations are used to specify variations:

EA	<u>Effective address</u> . This applies only to the 8087. See the Processor Section, "Timings on the 8088 and 8086 Processors," for an explanation of effective address timings.
s,l,t	<u>Short real, long real, and 10-byte temporary real</u> .
w,d,q	<u>Word, doubleword, and quadword binary integer</u> .
to,fr	<u>To or from stack top</u> . On the 80387 and 80486, the to clocks represent timings when ST is the destination. The fr clocks represent timings when ST is the source.

Instruction Size

The instruction size is always two bytes for instructions that do not access memory. For instructions that do access memory, the size is four bytes on the 8087 and 80287. On the 80387 and 80486, the size for instructions that access memory is four bytes in 16-bit mode or six bytes in 32-bit mode.

On the 8087, each instruction must be preceded by the **WAIT** (also called **FWAIT**) instruction, thereby increasing the instruction's size by one byte. The assembler inserts **WAIT** automatically by default, or with the **.8087** directive.

Architecture

The 8087, 80287, and 80387 coprocessors, along with the 80486, have several elements of architecture in common. All have a register stack made up of eight 80-bit data registers. These can contain floating-point numbers in the temporary real format. The coprocessors also have 14 bytes of control registers. Figure 2 shows the format of registers.




Figure 2 Coprocessor Registers

The most important control registers are the control word and the status word. Figure 3 shows the format of these registers.




Figure 3 Control Word and Status Word

F2XM1

$2^X - 1$

Calculates $Y = 2^X - 1$. X is taken from ST. The result, Y, is returned in ST. X must be in the range $0 \leq X \leq 0.5$ on the 8087/287, or in the range $-1.0 \leq X \leq +1.0$ on the 80387/486.

F2XM1	f2xml	87	310-630
		287	310-630
		387	211-476
		486	140-279

FABS

Absolute Value

Converts the element in ST to its absolute value.

FABS	fabs	87	10-17
		287	10-17
		387	22
		486	3

FADD/FADDP/FIADD

Add

Adds the source to the destination and returns the sum in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the sum replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is added to ST(1) and the stack is popped, returning the sum in ST. For FADDP, the source must be ST; the sum is returned in the destination and ST is popped.

FADD [<i>reg,reg</i>]	<code>fadd st, st(2)</code> <code>fadd st(5), st</code> <code>fadd</code>	87 70-100 287 70-100 387 to=23-31,fr=26-34 486 8-20
FADDP <i>reg,ST</i>	<code>faddp st(6), st</code>	87 75-105 287 75-105 387 23-31 486 8-20
FADD <i>memreal</i>	<code>fadd QWORD PTR [bx]</code> <code>fadd shortreal</code>	87 (s=90-120,s=95-125)+EA 287 s=90-120,l=95-125 387 s=24-32,l=29-37 486 8-20
FIADD <i>memint</i>	<code>fiadd int16</code> <code>fiadd warray[di]</code> <code>fiadd double</code>	87 (w=102-137,d=108-143)+EA 287 w=102-137,d=108-143 387 w=71-85,d=57-72 486 w=20-35,d=19-32

FBLD

Load BCD

See FLD.

FBSTP

Store BCD and Pop

See FST.

FCHS

Change Sign

Reverses the sign of the value in ST.

FCHS	fchs	87	10-17
		287	10-17
		387	24-25
		486	6

FCLEX/FNCLEX

Clear Exceptions

Clears all exception flags, the busy flag, and bit 7 in the status word. Bit 7 is the interrupt-request flag on the 8087 and the error-status flag on the 80287, 80387, and 80486. The instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FCLEX FNCLEX	fclex	87	2-8
		287	2-8
		387	11
		486	7

FCOM/FCOMP/FCOMPP/ FICOM/FICOMP

Compare

Compares the specified source operand to ST and sets the condition codes of the status word according to the result. The instruction subtracts the source operand from ST without changing either operand. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified or if two pops are specified, ST is compared to ST(1) and the stack is popped. If one pop is specified with an operand, the operand is compared to ST. If one of the operands is a NAN, an invalid-operation exception occurs (see FUCOM for an alternative method of comparing on the 80387/486).

FCOM [<i>reg</i>]	fcom st(2) fcom	87	40-50
		287	40-50
		387	24
		486	4
FCOMP [<i>reg</i>]	fcomp st(7) fcomp	87	42-52
		287	42-52
		387	26
		486	4
FCOMPP	fcompp	87	45-55
		287	45-55
		387	26
		486	5
FCOM <i>memreal</i>	fcom shortreals[di] fcom longreal	87	(s=60-70,l=65-75)+EA
		287	s=60-70,l=65-75
		387	s=26,l=31
		486	4
FCOMP <i>memreal</i>	fcomp longreal fcomp shorts[di]	87	(s=63-73,l=67-77)+EA
		287	s=63-73,l=67-77
		387	s=26,l=31
		486	4
FICOM <i>memint</i>	ficom double ficom warray[di]	87	(w=72-86,d=78-91)+EA
		287	w=72-86,d=78-91
		387	w=71-75,d=56-63
		486	w=16-20,d=15-17
FICOMP <i>memint</i>	ficomp WORD PTR [bp+6] ficomp darray[di]	87	(w=74-88,d=80-93)+EA
		287	w=74-88,d=80-93
		387	w=71-75,d=56-63
		486	w=16-20,d=15-17

Condition Codes for FCOM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	?	0	ST > source
0	0	?	1	ST < source
1	0	?	0	ST = source
1	1	?	1	ST is not comparable to source

FCOS
Cosine
80387/486 Only

Replaces a value in radians in ST with its cosine. If $|ST| < 2^{63}$, the C2 bit of the status word is cleared and the cosine is calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with **FPREM** or **FPREM1**.

FCOS	<i>fcos</i>	87	—
		287	—
		387	123–772*
		486	257–354†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where $n = \text{operand}/(\pi/4)$.

FDECSTP
Decrement Stack Pointer

Decrements the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 0, **FDECSTP** changes it to 7.

FDECSTP	<i>fdecstp</i>	87	6–12
		287	6–12
		387	22
		486	3

FDISI/FNDISI

Disable Interrupts 8087 Only

Disables interrupts by setting the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FDISI FNDISI	fdisi	87	2-8
		287	2
		387	2
		486	3

FDIV/FDIVP/FIDIV

Divide

Divides the destination by the source and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is divided by ST and the stack is popped, returning the result in ST. For **FDIVP**, the source must be ST; the quotient is returned in the destination register and ST is popped.

FDIV <i>[reg,reg]</i>	fdiv st, st (2)	87	193-203
	fdiv st (5), st	287	193-203
	fdiv	387	to=88,fr=91
		486	73
FDIVP <i>reg,ST</i>	fdivp st (6), st	87	197-207
		287	197-207
		387	91
		486	73
FDIV <i>memreal</i>	fdiv DWORD PTR [bx]	87	(s=215-225,l=220-230)+EA
	fdiv shortreal [di]	287	s=215-225,l=220-230
	fdiv longreal	387	s=89,l=94
		486	73
FIDIV <i>memint</i>	fidiv int16	87	(w=224-238,d=230-243)+EA
	fidiv warray [di]	287	w=224-238,d=230-243
	fidiv double	387	w=136-140,d=120-127
		486	w=85-89,d=84-86

FDIVR/FDIVRP/FIDIVR

Divide Reversed

Divides the source by the destination and returns the quotient in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the quotient replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is divided by ST(1) and the stack is popped, returning the result in ST. For **FDIVRP**, the source must be ST; the quotient is returned in the destination register and ST is popped.

FDIVR [<i>reg,reg</i>]	<code>fdivr st, st(2)</code>	87 194-204
	<code>fdivr st(5), st</code>	287 194-204
	<code>fdivr</code>	387 to=88,fr=91
		486 73
FDIVRP <i>reg,ST</i>	<code>fdivrp st(6), st</code>	87 198-208
		287 198-208
		387 91
		486 73
FDIVR <i>memreal</i>	<code>fdivr longreal</code>	87 (s=216-226,l=221-231)+EA
	<code>fdivr shortreal[di]</code>	287 s=216-226,l=221-231
		387 s=89,l=94
		486 73
FIDIVR <i>memint</i>	<code>fdivr double</code>	87 (w=225-239,d=231-245)+EA
	<code>fdivr warray[di]</code>	287 w=225-239,d=231-245
		387 w=135-141,d=121-128
		486 w=85-89,d=84-86

FENI/FNENI

Enable Interrupts 8087 Only

Enables interrupts by clearing the interrupt-enable mask in the control word. This instruction has wait and no-wait versions. Since the 80287, 80387, and 80486 do not have an interrupt-enable mask, the instruction is recognized but ignored on these coprocessors.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FENI FNENI	<code>feni</code>	87 2-8
		287 2
		387 2
		486 3

FFREE

Free Register

Changes the specified register's tag to empty without changing the contents of the register.

FFREE ST(i)	ffree st(3)	87 9-16 287 9-16 387 18 486 3
--------------------	-------------	--

FIADD/FISUB/FISUBR/ FIMUL/FIDIV/FIDIVR

Integer Arithmetic

See FADD, FSUB, FSUBR, FMUL, FDIV, and FDIVR.

FICOM/FICOMP

Compare Integer

See FCOM.

FILD

Load Integer

See FLD.

FINCSTP

Increment Stack Pointer

Increments the stack-top pointer in the status word. No tags or registers are changed, and no data is transferred. If the stack pointer is 7, FINCSTP changes it to 0.

FINCSTP	fincstp	87	6-12
		287	6-12
		387	21
		486	3

FINIT/FNINIT

Initialize Coprocessor

Initializes the coprocessor and resets all the registers and flags to their default values. The instruction has wait and no-wait versions. On the 80387/486, the condition codes of the status word are cleared. On the 8087/287, they are unchanged.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FINIT FNINIT	finit	87	2-8
		287	2-8
		387	33
		486	17

FIST/FISTP

Store Integer

See FST.

FLD/FILD/FBLD

Load

Pushes the specified operand onto the stack. All memory operands are automatically converted to temporary-real numbers before being loaded. Memory operands can be 32-, 64-, or 80-bit real numbers or 16-, 32-, or 64-bit integers.

FLD <i>reg</i>	fld st(3)	87 17-22 287 17-22 387 14 486 4
FLD <i>memreal</i>	fld longreal fld shortarray [bx+di] fld tempreal	87 (s=38-56,l=40-60,t=53-65)+EA 287 s=38-56,l=40-60,t=53-65 387 s=20,l=25,t=44 486 s=3,l=3,t=6
FILD <i>memint</i>	fild mem16 fild DWORD PTR [bx] fild quads [si]	87 (w=46-54,d=52-60,q=60-68)+EA 287 w=46-54,d=52-60,q=60-68 387 w=61-65,d=45-52,q=56-67 486 w=13-16,d=9-12,q=10-18
FBLD <i>membcd</i>	fbld packbcd	87 (290-310)+EA 287 290-310 387 266-275 486 70-103

FLD1/FLDZ/FLDPI/FLDL2E/ FLDL2T/FLDLG2/FLDLN2 Load Constant

Pushes a constant onto the stack. The following constants can be loaded:

<u>Instruction</u>	<u>Constant</u>
FLD1	+1.0
FLDZ	+0.0
FLDPI	π
FLDL2E	$\text{Log}_2(e)$
FLDL2T	$\text{Log}_2(10)$
FLDLG2	$\text{Log}_{10}(2)$
FLDLN2	$\text{Log}_e(2)$

FLD1	fld1	87 15-21 287 15-21 387 24 486 4
FLDZ	fldz	87 11-17 287 11-17 387 20 486 4
FLDPI	fldpi	87 16-22 287 16-22 387 40 486 8
FLDL2E	fldl2e	87 15-21 287 15-21 387 40 486 8
FLDL2T	fldl2t	87 16-22 287 16-22 387 40 486 8
FLDLG2	fldlg2	87 18-24 287 18-24 387 41 486 8
FLDLN2	fldln2	87 17-23 287 17-23 387 41 486 8

FLDCW

Load Control Word

Loads the specified word into the coprocessor control word. The format of the control word is shown in the “Interpreting Coprocessor Instructions” section.

FLDCW <i>mem16</i>	<code>fldcw ctrlword</code>	87 (7–14)+EA 287 7–14 387 19 486 4
---------------------------	-----------------------------	---

FLDENV/FLDENW/FLDENVD

Load Environment State

Loads the 14-byte coprocessor environment state from a specified memory location. The environment includes the control word, status word, tag word, instruction pointer, and operand pointer. On the 80387/486 in 32-bit mode, the environment state is 28 bytes.

FLDENV <i>mem</i> FLDENW <i>mem*</i> FLDENVD <i>mem*</i>	<code>fldenv [bp+10]</code>	87 (35–45)+EA 287 35–45 387 71 486 44,pm=34
---	-----------------------------	--

* 80387/486 only.

FMUL/FMULP/FIMUL

Multiply

Multiplies the source by the destination and returns the product in the destination. If two register operands are specified, one must be ST. If a memory operand is specified, the product replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is multiplied by ST and the stack is popped, returning the product in ST. For **FMULP**, the source must be ST; the product is returned in the destination register and ST is popped.

FMUL <i>[reg,reg]</i>	<i>fmul st, st (2)</i>	87 130–145 (90–105)*
	<i>fmul st (5), st</i>	287 130–145 (90–105)*
	<i>fmul</i>	387 to=46–54 (49),fr=29–57 (52)† 486 16
FMULP <i>reg,ST</i>	<i>fmulp st (6), st</i>	87 134–148 (94–108)* 287 134–148 (94–108)* 387 29–57 (52)† 486 16
FMUL <i>memreal</i>	<i>fmul DWORD PTR [bx]</i>	87 (s=110–125,l=154–168)+EA§
	<i>fmul shortreal[di+3]</i>	287 s=110–125,l=154–168§
	<i>fmul longreal</i>	387 s=27–35,l=32–57 486 s=11,l=14
FIMUL <i>memint</i>	<i>fmul int16</i>	87 (w=124–138,d=130–144)+EA
	<i>fmul warray[di]</i>	287 w=124–138,d=130–144
	<i>fmul double</i>	387 w=76–87,d=61–82 486 w=23–27,d=22–24

* The clocks in parentheses show times for short values—those with 40 trailing zeros in their fraction because they were loaded from a short-real memory operand.

† The clocks in parentheses show typical speeds.

§ If the register operand is a short value—having 40 trailing zeros in its fraction because it was loaded from a short-real memory operand—then the timing is (112–126)+EA on the 8087 or 112–126 on the 80287.

FN instruction

No-Wait Instructions

Instructions that have no-wait versions include **FCLEX**, **FDISI**, **FENI**, **FINIT**, **FSAVE**, **FSTCW**, **FSTENV**, and **FSTSW**. Wait versions of instructions check for unmasked numeric errors; no-wait versions do not. When the **.8087** directive is used, the assembler puts a **WAIT** instruction before the wait versions and a **NOP** instruction before the no-wait versions.

FNOP

No Operation

Performs no operation. **FNOP** can be used for timing delays or alignment.

FNOP	fnop	87 10-16 287 10-16 387 12 486 3
-------------	------	--

FPATAN

Partial Arctangent

Finds the partial tangent by calculating $Z = \text{ARCTAN}(Y / X)$. X is taken from ST and Y from ST(1). On the 8087/287, Y and X must be in the range $0 \leq Y < X < \infty$. On the 80387/486, there is no restriction on X and Y. X is popped from the stack and Z replaces Y in ST.

FPATAN	fpatan	87 250-800 287 250-800 387 314-487 486 218-303
---------------	--------	---

FPREM

Partial Remainder

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

$$\text{remainder} = \text{ST} - \text{ST}(1) * \text{quotient}$$

The *quotient* is the exact value obtained by chopping ST / ST(1) toward 0. The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word.

FPREM	fprem	87	15-190
		287	15-190
		387	74-155
		486	70-138

Condition Codes for FPREM and FPREM1

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
?	1	?	?	Incomplete reduction
0	0	0	0	<i>quotient</i> MOD 8 = 0
0	0	0	1	<i>quotient</i> MOD 8 = 4
0	0	1	0	<i>quotient</i> MOD 8 = 1
0	0	1	1	<i>quotient</i> MOD 8 = 5
1	0	0	0	<i>quotient</i> MOD 8 = 2
1	0	0	1	<i>quotient</i> MOD 8 = 6
1	0	1	0	<i>quotient</i> MOD 8 = 3
1	0	1	1	<i>quotient</i> MOD 8 = 7

FPREM1

Partial Remainder (IEEE Compatible) 80387/486 Only

Calculates the remainder of ST divided by ST(1), returning the result in ST. The remainder retains the same sign as the original dividend. The calculation uses the following formula:

$$\text{remainder} = \text{ST} - \text{ST}(1) * \text{quotient}$$

The *quotient* is the integer nearest to the exact value of $\text{ST} / \text{ST}(1)$. When two integers are equally close to the given value, the even integer is used. The instruction is normally used in a loop that repeats until the reduction is complete, as indicated by the condition codes of the status word. See **FPREM** for the possible condition codes.

FPREM1	fpreml	87	—
		287	—
		387	95–185
		486	72–167

FPTAN

Partial Tangent

Finds the partial tangent by calculating $Y / X = \text{TAN}(Z)$. Z is taken from ST. Z must be in the range $0 \leq Z \leq \pi / 4$ on the 8087/287. On the 80387/486, $|Z|$ must be less than 2^{63} . The result is the ratio Y / X . Y replaces Z, and X is pushed into ST. Thus, Y is returned in ST(1) and X in ST.

FPTAN	fptan	87	30–540
		287	30–540
		387	191–497*
		486	200–273†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where $n = \text{operand}/(\pi/4)$.

FRNDINT

Round to Integer

Rounds ST from a real number to an integer. The rounding control (RC) field of the control word specifies the rounding method, as shown in the introduction to this section.

FRNDINT	frndint	87	16-50
		287	16-50
		387	66-80
		486	21-30

FRSTOR/FRSTORW/FRSTORD

Restore Saved State

Restores the 94-byte coprocessor state to the coprocessor from the specified memory location. In 32-bit mode on the 80387/486, the environment state takes 108 bytes.

FRSTOR <i>mem</i>	frstor [bp-94]	87	(197-207)+EA
FRSTORW <i>mem</i> *		287	†
FRSTORD <i>mem</i> *		387	308
		486	131,pm=120

* 80387/486 only.

† Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.

FSAVE/FSAVEW/FSAVED FNSAVE/FNSAVEW/FNSAVED

Save Coprocessor State

Stores the 94-byte coprocessor state to the specified memory location. In 32-bit mode on the 80387/486, the environment state takes 108 bytes. This instruction has wait and no-wait versions. After the save, the coprocessor is initialized as if **FINIT** had been executed.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSAVE <i>mem</i>	fsave [bp-94]	87 (197-207)+EA
FSAVEW <i>mem</i> *	fsave cobuffer	287 †
FSAVED <i>mem</i> *		387 375-376
FNSAVE <i>mem</i>		486 154,pm=143
FNSAVEW <i>mem</i> *		
FNSAVED <i>mem</i> *		

* 80387/486 only.

† Clock counts are not meaningful in determining overall execution time of this instruction. Timing is determined by operand transfers.

FSCALE

Scale

Scales by powers of 2 by calculating the function $Y = Y * 2^X$. X is the scaling factor taken from ST(1), and Y is the value to be scaled from ST. The scaled result replaces the value in ST. The scaling factor remains in ST(1). If the scaling factor is not an integer, it will be truncated toward zero before the scaling.

On the 8087/287, if X is not in the range $-2^{15} \leq X < 2^{15}$ or if X is in the range $0 < X < 1$, the result will be undefined. The 80387/486 have no restrictions on the range of operands.

FSCALE	fscale	87 32-38
		287 32-38
		387 67-86
		486 30-32

FSETPM
Set Protected Mode
80287 Only

Sets the 80287 to protected mode. The instruction and operand pointers are in the protected-mode format after this instruction. On the 80387/486, **FSETPM** is recognized but interpreted as **FNOP**, since the 80386/486 processors handle addressing identically in real and protected mode.

FSETPM	fsetpm	87	—
		287	2–8
		387	12
		486	3

FSIN
Sine
80387/486 Only

Replaces a value in radians in *ST* with its sine. If $|ST| < 2^{63}$, the *C2* bit of the status word is cleared and the sine is calculated. Otherwise, *C2* is set and no calculation is performed. *ST* can be reduced to the required range with **FPREM** or **FPREM1**.

FSIN	fsin	87	—
		287	—
		387	122–771*
		486	257–354†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add *n* clocks where $n = \text{operand}/(\pi/4)$.

FSINCOS

Sine and Cosine

80387/486 Only

Computes the sine and cosine of a radian value in ST. The sine replaces the value in ST, and then the cosine is pushed onto the stack. If $|ST| < 2^{63}$, the C2 bit of the status word is cleared and the sine and cosine are calculated. Otherwise, C2 is set and no calculation is performed. ST can be reduced to the required range with **FPREM** or **FPREM1**.

FSINCOS	fsincos	87	—
		287	—
		387	194–809*
		486	292–365†

* For operands with an absolute value greater than $\pi/4$, up to 76 additional clocks may be required.

† For operands with an absolute value greater than $\pi/4$, add n clocks where $n = \text{operand}/(\pi/4)$.

FSQRT

Square Root

Replaces the value of ST with its square root. (The square root of -0 is -0 .)

FSQRT	fsqrt	87	180–186
		287	180–186
		387	122–129
		486	83–87

FST/FSTP/FIST/FISTP/FBSTP

Store

Stores the value in ST to the specified memory location or register. Temporary-real values in registers are converted to the appropriate integer, BCD, or floating-point format as they are stored. With **FSTP**, **FISTP**, and **FBSTP**, the ST register value is popped off the stack. Memory operands can be 32-, 64-, or 80-bit real numbers for **FSTP** or 16-, 32-, or 64-bit integers for **FISTP**.

FST <i>reg</i>	<i>fst st</i> (6)	87 15–22
	<i>fst st</i>	287 15–22
		387 11
		486 3
FSTP <i>reg</i>	<i>fstp st</i>	87 17–24
	<i>fstp st</i> (3)	287 17–24
		387 12
		486 3
FST <i>memreal</i>	<i>fst shortreal</i>	87 (s=84–90,l=96–104)+EA
	<i>fst longs</i> [bx]	287 s=84–90,l=96–104
		387 s=44,l=45
		486 s=7,l=8
FSTP <i>memreal</i>	<i>fstp longreal</i>	87 (s=86–92,l=98–106,t=52–58)+EA
	<i>fstp tempreals</i> [bx]	287 s=86–92,l=98–106,t=52–58
		387 s=44,l=45,t=53
		486 s=7,l=8,t=6
FIST <i>memint</i>	<i>fist int16</i>	87 (w=80–90,d=82–92)+EA
	<i>fist doubles</i> [8]	287 w=80–90,d=82–92
		387 w=82–95,d=79–93
		486 w=29–34,d=28–34
FISTP <i>memint</i>	<i>fistp longint</i>	87 (w=82–92,d=84–94,q=94–105)+EA
	<i>fistp doubles</i> [bx]	287 w=82–92,d=84–94,q=94–105
		387 w=82–95,d=79–93,q=80–97
		486 29–34
FBSTP <i>membcd</i>	<i>fbstp bcdds</i> [bx]	87 (520–540)+EA
		287 520–540
		387 512–534
		486 172–176

FSTCW/FNSTCW

Store Control Word

Stores the control word to a specified 16-bit memory operand. This instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTCW <i>mem16</i>	fstcw ctrlword	87	12-18
FNSTCW <i>mem16</i>		287	12-18
		387	15
		486	3

FSTENV/FSTENVW/FSTENV D

FNSTENV/FNSTENVW/FNSTENV D

Store Environment State

Stores the 14-byte coprocessor environment state to a specified memory location. The environment state includes the control word, status word, tag word, instruction pointer, and operand pointer. On the 80387/486 in 32-bit mode, the environment state is 28 bytes.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTENV <i>mem</i>	fstenv [bp-14]	87	(40-50)+EA
FSTENVW <i>mem*</i>		287	40-50
FSTENV D <i>mem*</i>		387	103-104
FNSTENV <i>mem</i>		486	67,pm=56
FNSTENVW <i>mem*</i>			
FNSTENV D <i>mem*</i>			

* 80387/486 only.

FSTSW/FNSTSW

Store Status Word

Stores the status word to a specified 16-bit memory operand. On the 80287, 80387, and 80486, the status word can also be stored to the processor's AX register. This instruction has wait and no-wait versions.

Note: The timings below reflect the no-wait version of the instruction. The wait version may take additional clock cycles.

FSTSW <i>mem16</i> FNSTSW <i>mem16</i>	fstsw statword	87	12-18
		287	12-18
		387	15
		486	3
FSTSW AX FNSTSW AX	fstsw ax	87	—
		287	10-16
		387	13
		486	3

FSUB/FSUBP/FISUB

Subtract

Subtracts the source operand from the destination operand and returns the difference in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST is subtracted from ST(1) and the stack is popped, returning the difference in ST. For **FSUBP**, the source must be ST; the difference (destination minus source) is returned in the destination register and ST is popped.

FSUB [<i>reg,reg</i>]	fstsub st, st(2) fstsub st(5), st fstsub	87	70-100
		287	70-100
		387	to=29-37,fr=26-34
		486	8-20
FSUBP <i>reg,ST</i>	fstsubp st(6), st	87	75-105
		287	75-105
		387	26-34
		486	8-20
FSUB <i>memreal</i>	fstsub longreal fstsub shortreals[di]	87	(s=90-120,s=95-125)+EA
		287	s=90-120,l=95-125
		387	s=24-32,l=28-36
		486	8-20
FISUB <i>memint</i>	fstsub double fstsub warray[di]	87	(w=102-137,d=108143)+EA
		287	w=102-137,d=108-143
		387	w=71-83,d=57-82
		486	w=20-35,d=19-32

FSUBR/FSUBRP/FISUBR

Subtract Reversed

Subtracts the destination operand from the source operand and returns the result in the destination operand. If two register operands are specified, one must be ST. If a memory operand is specified, the result replaces the value in ST. Memory operands can be 32- or 64-bit real numbers or 16- or 32-bit integers. If no operand is specified, ST(1) is subtracted from ST and the stack is popped, returning the difference in ST. For **FSUBRP**, the source must be ST; the difference (source minus destination) is returned in the destination register and ST is popped.

FSUBR [<i>reg,reg</i>]	<i>fsubr st, st(2)</i>	87 70-100
	<i>fsubr st(5), st</i>	287 70-100
	<i>fsubr</i>	387 to=29-37,fr=26-34
		486 8-20
FSUBRP <i>reg,ST</i>	<i>fsubrp st(6), st</i>	87 75-105
		287 75-105
		387 26-34
		486 8-20
FSUBR <i>memreal</i>	<i>fsubr QWORD PTR [bx]</i>	87 (s=90-120,s=95-125)+EA
	<i>fsubr shortreal[di]</i>	287 s=90-120,l=95-125
	<i>fsubr longreal</i>	387 s=25-33,l=29-37
		486 8-20
FISUBR <i>memint</i>	<i>fisubr int16</i>	87 (w=103-139,d=109-144)+EA
	<i>fisubr warray[di]</i>	287 w=103-139,d=109-144
	<i>fisubr double</i>	387 w=72-84,d=58-83
		486 w=20-55,d=19-32

FTST

Test for Zero

Compares ST with +0.0 and sets the condition of the status word according to the result.

FTST	ftst	87	38-48
		287	38-48
		387	28
		486	4

Condition Codes for FTST

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	?	0	ST is positive
0	0	?	1	ST is negative
1	0	?	0	ST is 0
1	1	?	1	ST is not comparable (NAN or projective infinity)

FUCOM/FUCOMP/FUCOMPP

Unordered Compare

80387/486 Only

Compares the specified source to ST and sets the condition codes of the status word according to the result. The instruction subtracts the source operand from ST without changing either operand. Memory operands are not allowed. If no operand is specified or if two pops are specified, ST is compared to ST(1). If one pop is specified with an operand, the given register is compared to ST.

Unlike FCOM, FUCOM does not cause an invalid-operation exception if one of the operands is NAN. Instead, the condition codes are set to unordered.

FUCOM [<i>reg</i>]	fucom st(2) fucom	87	—
		287	—
		387	24
		486	4
FUCOMP [<i>reg</i>]	fucomp st(7) fucomp	87	—
		287	—
		387	26
		486	4
FUCOMPP	fucomp	87	—
		287	—
		387	26
		486	5

Condition Codes for FUCOM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	?	0	ST > source
0	0	?	1	ST < source
1	0	?	0	ST = source
1	1	?	1	Unordered

FWAIT

Wait

Suspends execution of the processor until the coprocessor is finished executing. This is an alternate mnemonic for the processor WAIT instruction.

FWAIT	fwait	87	4
		287	3
		387	6
		486	1-3

FXAM Examine

Reports the contents of ST in the condition flags of the status word.

FXAM	fxam	87	12-23
		287	12-23
		387	30-38
		486	8

Condition Codes for FXAM

<u>C3</u>	<u>C2</u>	<u>C1</u>	<u>C0</u>	<u>Meaning</u>
0	0	0	0	+ Unnormal*
0	0	0	1	+ NAN
0	0	1	0	- Unnormal*
0	0	1	1	- NAN
0	1	0	0	+ Normal
0	1	0	1	+ Infinity
0	1	1	0	- Normal
0	1	1	1	- Infinity
1	0	0	0	+ 0
1	0	0	1	Empty
1	0	1	0	- 0
1	0	1	1	Empty
1	1	0	0	+ Denormal
1	1	0	1	Empty*
1	1	1	0	- Denormal
1	1	1	1	Empty*

* Not used on the 80387/486. Unnormals are not supported by the 80387/486. Also, the 80387/486 use two codes instead of four to identify empty registers.

FXCH Exchange Registers

Exchanges the specified (destination) register and ST. If no operand is specified, ST and ST(1) are exchanged.

FXCH [<i>reg</i>]	fxch st(3) fxch	87	10-15
		287	10-15
		387	18
		486	4

EXTRACT

Extract Exponent and Significand

Extracts the exponent and significand (mantissa) fields of ST. The exponent replaces the value in ST, and then the significand is pushed onto the stack.

EXTRACT	extract	87 27-55 287 27-55 387 70-76 486 16-20
----------------	---------	---

FYL2X

$Y \log_2(X)$

Calculates $Z = Y \log_2(X)$. X is taken from ST and Y from ST(1). The stack is popped, and the result, Z, replaces Y in ST. X must be in the range $0 < X < \infty$ and Y in the range $-\infty < Y < \infty$.

FYL2X	fy12x	87 900-1100 287 900-1100 387 120-538 486 196-329
--------------	-------	---

FYL2XP1

$Y \log_2(X+1)$

Calculates $Z = Y \log_2(X + 1)$. X is taken from ST and Y from ST(1). The stack is popped once, and the result, Z, replaces Y in ST. X must be in the range $0 \leq |X| < (1 - (\sqrt{2} / 2))$. Y must be in the range $-\infty < Y < \infty$.

FYL2XP1	fy12xp1	87 700-1000 287 700-1000 387 257-547 486 171-326
----------------	---------	---

Tables

DOS Program Segment Prefix (PSP)

ASCII Chart

Key Codes

Color Display Attributes

Hexadecimal-Binary-Decimal Conversion



DOS Program Segment Prefix (PSP)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
00h	1	2	3	4				IP	5	CS	6		IP					
10h	6		CS	IP	7		CS											
20h													8					
30h							3											
40h																		
50h	9												10					
60h							10											
70h							11											
80h	12								13									
90h																		
A0h																		
B0h																		
C0h																		
D0h																		
E0h																		
F0h																		

- 1 Opcode for INT 20h
- 2 Segment of first allocatable address following the program (useful for memory allocation)
- 3 Reserved or used by DOS
- 4 Opcode for far call to DOS function dispatcher
- 5 Vector for terminate routine
- 6 Vector for CTRL+BREAK routine
- 7 Vector for error routine
- 8 Segment of program's copy of the environment
- 9 Opcode for DOS INT 21h and far return (you can do a far call to this address to execute DOS calls)
- 10 First command-line argument (formatted as uppercase 11-character file name)
- 11 Second command-line argument (formatted as uppercase 11-character file name)
- 12 Number of bytes in command-line argument
- 13 Unformatted command line and/or default Disk Transfer Area (DTA)

ASCII Codes

Ctrl	Dec	Hex	Char	Code
^@	0	00		NUL
^A	1	01	␣	SOH
^B	2	02	␣	STX
^C	3	03	␣	ETX
^D	4	04	␣	EOT
^E	5	05	␣	ENQ
^F	6	06	␣	ACK
^G	7	07	␣	BEL
^H	8	08	␣	BS
^I	9	09	␣	HT
^J	10	0A	␣	LF
^K	11	0B	␣	VT
^L	12	0C	␣	FF
^M	13	0D	␣	CR
^N	14	0E	␣	SO
^O	15	0F	␣	SI
^P	16	10	␣	DLE
^Q	17	11	␣	DC1
^R	18	12	␣	DC2
^S	19	13	␣	DC3
^T	20	14	␣	DC4
^U	21	15	␣	NAK
^V	22	16	␣	SYN
^W	23	17	␣	ETB
^X	24	18	␣	CAN
^Y	25	19	␣	EM
^Z	26	1A	␣	SUB
^[27	1B	␣	ESC
^\	28	1C	␣	FS
^]	29	1D	␣	GS
^_	30	1E	␣	RS
^-	31	1F	␣	US

Dec	Hex	Char
32	20	!
33	21	!"
34	22	#"
35	23	##
36	24	\$%
37	25	%&
38	26	&'
39	27	'(
40	28	()
41	29)*
42	2A	*+
43	2B	+ ,
44	2C	, -
45	2D	- .
46	2E	. /
47	2F	/ 0
48	30	0 1
49	31	1 2
50	32	2 3
51	33	3 4
52	34	4 5
53	35	5 6
54	36	6 7
55	37	7 8
56	38	8 9
57	39	9 :
58	3A	: ;
59	3B	; <
60	3C	< =
61	3D	= >
62	3E	> ?
63	3F	?

Dec	Hex	Char
64	40	@
65	41	A
66	42	B
67	43	C
68	44	D
69	45	E
70	46	F
71	47	G
72	48	H
73	49	I
74	4A	J
75	4B	K
76	4C	L
77	4D	M
78	4E	N
79	4F	O
80	50	P
81	51	Q
82	52	R
83	53	S
84	54	T
85	55	U
86	56	V
87	57	W
88	58	X
89	59	Y
90	5A	Z
91	5B	[
92	5C	\
93	5D]
94	5E	^
95	5F	_

Dec	Hex	Char
96	60	`
97	61	a
98	62	b
99	63	c
100	64	d
101	65	e
102	66	f
103	67	g
104	68	h
105	69	i
106	6A	j
107	6B	k
108	6C	l
109	6D	m
110	6E	n
111	6F	o
112	70	p
113	71	q
114	72	r
115	73	s
116	74	t
117	75	u
118	76	v
119	77	w
120	78	x
121	79	y
122	7A	z
123	7B	{
124	7C	
125	7D	}
126	7E	~
127	7F	␣ [†]

† ASCII code 127 has the code DEL. Under DOS, this code has the same effect as ASCII 8 (BS).
The DEL code can be generated by the CTRL + BKSP key combination.

Dec	Hex	Char
128	80	À
129	81	Á
130	82	Â
131	83	Ã
132	84	Ä
133	85	Å
134	86	Æ
135	87	Ç
136	88	È
137	89	É
138	8A	Ê
139	8B	Ë
140	8C	Ì
141	8D	Í
142	8E	Î
143	8F	Ï
144	90	Ð
145	91	Ñ
146	92	Ò
147	93	Ó
148	94	Ô
149	95	Õ
150	96	Ö
151	97	Ü
152	98	Ý
153	99	Û
154	9A	Ü
155	9B	Ý
156	9C	Û
157	9D	Ü
158	9E	Ý
159	9F	Û

Dec	Hex	Char
160	A0	à
161	A1	á
162	A2	â
163	A3	ã
164	A4	ä
165	A5	å
166	A6	æ
167	A7	ç
168	A8	è
169	A9	é
170	AA	ê
171	AB	ë
172	AC	ì
173	AD	í
174	AE	î
175	AF	ï
176	B0	ð
177	B1	ñ
178	B2	ò
179	B3	ó
180	B4	ô
181	B5	õ
182	B6	ö
183	B7	ü
184	B8	ý
185	B9	Û
186	BA	Ü
187	BB	Ý
188	BC	Û
189	BD	Ü
190	BE	Ý
191	BF	Û

Dec	Hex	Char
192	C0	Ā
193	C1	Ă
194	C2	Ą
195	C3	Ȧ
196	C4	Ȧ
197	C5	Ȧ
198	C6	Ȧ
199	C7	Ȧ
200	C8	Ȧ
201	C9	Ȧ
202	CA	Ȧ
203	CB	Ȧ
204	CC	Ȧ
205	CD	Ȧ
206	CE	Ȧ
207	CF	Ȧ
208	D0	Ȧ
209	D1	Ȧ
210	D2	Ȧ
211	D3	Ȧ
212	D4	Ȧ
213	D5	Ȧ
214	D6	Ȧ
215	D7	Ȧ
216	D8	Ȧ
217	D9	Ȧ
218	DA	Ȧ
219	DB	Ȧ
220	DC	Ȧ
221	DD	Ȧ
222	DE	Ȧ
223	DF	Ȧ

Dec	Hex	Char
224	E0	α
225	E1	β
226	E2	γ
227	E3	π
228	E4	Σ
229	E5	σ
230	E6	μ
231	E7	τ
232	E8	ϑ
233	E9	θ
234	EA	Ω
235	EB	δ
236	EC	ε
237	ED	φ
238	EE	ε
239	EF	η
240	F0	≡
241	F1	±
242	F2	λ
243	F3	κ
244	F4	ι
245	F5	ϋ
246	F6	ϋ
247	F7	ϋ
248	F8	ϋ
249	F9	ϋ
250	FA	ϋ
251	FB	ϋ
252	FC	ϋ
253	FD	ϋ
254	FE	ϋ
255	FF	ϋ

Key Codes

Key	Scan Code			ASCII or Extended†			ASCII or Extended† with SHIFT			ASCII or Extended† with CTRL			ASCII or Extended† with ALT		
	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
ESC	1	01	27 1B ESC	27	1B	ESC	27	1B	ESC				1	01	NUL§
!	2	02	49 31 !	33	21	!							120	78	NUL
2@	3	03	50 32 2	64	40	@	3	03	NUL				121	79	NUL
3#	4	04	51 33 3	35	23	#							122	7A	NUL
4\$	5	05	52 34 4	36	24	\$							123	7B	NUL
5%	6	06	53 35 5	37	25	%							124	7C	NUL
6^	7	07	54 36 6	94	5E	^	30	1E	RS				125	7D	NUL
7&	8	08	55 37 7	38	26	&							126	7E	NUL
8*	9	09	56 38 8	42	2A	*							127	7F	NUL
9(10	0A	57 39 9	40	28	(128	80	NUL
0)	11	0B	48 30 0	41	29)							129	81	NUL
-_	12	0C	45 2D -	95	5F	-	31	1F	US				130	82	NUL
=+	13	0D	61 3D =	43	2B	=							131	83	NUL
BKSP	14	0E	8 08	8 08			127	7F					14	0E	NUL§
TAB	15	0F	9 09	15 0F	NUL		148	94	NUL§				15	A5	NUL§
Q	16	10	113 71 q	81	51	Q	17	11	DC1				16	10	NUL
W	17	11	119 77 w	87	57	W	23	17	ETB				17	11	NUL
E	18	12	101 65 e	69	45	E	5	05	ENQ				18	12	NUL
R	19	13	114 72 r	82	52	R	18	12	DC2				19	13	NUL
T	20	14	116 74 t	84	54	T	20	14	SO				20	14	NUL
Y	21	15	121 79 y	89	59	Y	25	19	EM				21	15	NUL
U	22	16	117 75 u	85	55	U	21	15	NAK				22	16	NUL
I	23	17	105 69 i	73	49	I	9	09	TAB				23	17	NUL
O	24	18	111 6F o	79	4F	O	15	0F	SI				24	18	NUL
P	25	19	112 70 p	80	50	P	16	10	DLE				25	19	NUL
[{	26	1A	91 5B [123	7B	{	27	1B	ESC				26	1A	NUL§
]}	27	1B	93 5D]	125	7D	}	29	1D	GS				27	1B	NUL§
ENTER	28	1C	13 0D CR	13	0D	CR	10	0A	LF				28	1C	NUL§
ENTER‡	28	1C	13 0D CR	13	0D	CR	10	0A	LF				166	A6	NUL§
L CTRL	29	1D													
R CTRL‡	29	1D													
A	30	1E	97 61 a	65	41	A	1	01	SOH				30	1E	NUL
S	31	1F	115 73 s	83	53	S	19	13	DC3				31	1F	NUL
D	32	20	100 64 d	68	44	D	4	04	EOT				32	20	NUL
F	33	21	102 66 f	70	46	F	6	06	ACK				33	21	NUL
G	34	22	103 67 g	71	47	G	7	07	BEL				34	22	NUL
H	35	23	104 68 h	72	48	H	8	08	BS				35	23	NUL
J	36	24	106 6A j	74	4A	J	10	0A	LF				36	24	NUL
K	37	25	107 6B k	75	4B	K	11	0B	VT				37	25	NUL
L	38	26	108 6C l	76	4C	L	12	0C	FF				38	26	NUL
::	39	27	59 3B ;	58	3A	:							39	27	NUL§
''	40	28	39 27 '	34	22	"							40	28	NUL§
~	41	29	96 60 ~	126	7E	~							41	29	NUL§
L SHIFT	42	2A													
\	43	2B	92 5C \	124	7C		28	1C	FS				44	2C	NUL
Z	44	2C	122 7A z	90	5A	Z	26	1A	SUB				45	2D	NUL
X	45	2D	120 78 x	88	58	X	24	18	CAN				46	2E	NUL
C	46	2E	99 63 c	67	43	C	3	03	ETX				47	2F	NUL
V	47	2F	118 76 v	86	56	V	22	16	SYN				48	30	NUL
B	48	30	98 62 b	66	42	B	2	02	STX				49	31	NUL
N	49	31	110 6E n	78	4E	N	14	0E	SO				50	32	NUL
M	50	32	109 6D m	77	4D	M	13	0D	CR				51	33	NUL§
, <	51	33	44 2C ,	60	3C	<							52	34	NUL§
. >	52	34	46 2E .	62	3E	>							53	35	NUL§
/ ?	53	35	47 2F /	63	3F	?							53	35	NUL§
GRAY /‡	53	35	47 2F /	63	3F	?	149	95	NUL				164	A4	NUL

Key	Scan Code	ASCII or Extended†			ASCII or Extended† with SHIFT			ASCII or Extended† with CTRL			ASCII or Extended† with ALT		
	Dec Hex	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
R SHIFT	54 36												
* PRTSC	55 37	42	2A	*	PRTSC	††		114	72	0			
L ALT	56 38												
R ALT‡	56 38												
SPACE	57 39	32	20	SPC	32	20	SPC	32	20	SPC	32	20	SPC
CAPS	58 3A												
F1	59 3B	59	3B	NUL	84	54	NUL	94	5E	NUL	104	68	NUL
F2	60 3C	60	3C	NUL	85	55	NUL	95	5F	NUL	105	69	NUL
F3	61 3D	61	3D	NUL	86	56	NUL	96	60	NUL	106	6A	NUL
F4	62 3E	62	3E	NUL	87	57	NUL	97	61	NUL	107	6B	NUL
F5	63 3F	63	3F	NUL	88	58	NUL	98	62	NUL	108	6C	NUL
F6	64 40	64	40	NUL	89	59	NUL	99	63	NUL	109	6D	NUL
F7	65 41	65	41	NUL	90	5A	NUL	100	64	NUL	110	6E	NUL
F8	66 42	66	42	NUL	91	5B	NUL	101	65	NUL	111	6F	NUL
F9	67 43	67	43	NUL	92	5C	NUL	102	66	NUL	112	70	NUL
F10	68 44	68	44	NUL	93	5D	NUL	103	67	NUL	113	71	NUL
F11‡	87 57	133	85	E0	135	87	E0	137	89	E0	139	8B	E0
F12‡	88 58	134	86	E0	136	88	E0	138	8A	E0	140	8C	E0
NUM	69 45												
SCROLL	70 46												
HOME	71 47	71	47	NUL	55	37	7	119	77	NUL			
HOME‡	71 47	71	47	E0	71	47	E0	119	77	E0	151	97	NUL
UP	72 48	72	48	NUL	56	38	8	141	8D	NUL§			
UP‡	72 48	72	48	E0	72	48	E0	141	8D	E0	152	98	NUL
PGUP	73 49	73	49	NUL	57	39	9	132	84	NUL			
PGUP‡	73 49	73	49	E0	73	49	E0	132	84	E0	153	99	NUL
GRAY -	74 4A				45	2D	-						
LEFT	75 4B	75	4B	NUL	52	34	4	115	73	NUL			
LEFT‡	75 4B	75	4B	E0	75	4B	E0	115	73	E0	155	9B	NUL
CENTER	76 4C				53	35	5						
RIGHT	77 4D	77	4D	NUL	54	36	6	116	74	NUL			
RIGHT‡	77 4D	77	4D	E0	77	4D	E0	116	74	E0	157	9D	NUL
GRAY +	78 4E				43	2B	+						
END	79 4F	79	4F	NUL	49	31	1	117	75	NUL			
END‡	79 4F	79	4F	E0	79	4F	E0	117	75	E0	159	9F	NUL
DOWN	80 50	80	50	NUL	50	32	2	145	91	NUL§			
DOWN‡	80 50	80	50	E0	80	50	E0	145	91	E0	160	A0	NUL
PGDN	81 51	81	51	NUL	51	33	3	118	76	NUL			
PGDN‡	81 51	81	51	E0	81	51	E0	118	76	E0	161	A1	NUL
INS	82 52	82	52	NUL	48	30	0	146	92	NUL§			
INS‡	82 52	82	52	E0	82	52	E0	146	92	E0	162	A2	NUL
DEL	83 53	83	53	NUL	46	2E	.	147	93	NUL§			
DEL‡	83 53	83	53	E0	83	53	E0	147	93	E0	163	A3	NUL

† Extended codes return 0 (NUL) or E0 (decimal 224) as the initial character. This is a signal that a second (extended) code is available in the keystroke buffer.

§ These key combinations are only recognized on extended keyboards.

‡ These keys are only available on extended keyboards. Most are in the Cursor/Control cluster. If the raw scan code is read from the keyboard port (60h), it appears as two bytes (E0h) followed by the normal scan code. However, when the keypad ENTER and / keys are read through the BIOS interrupt 16h, only E0h is seen since the interrupt only gives one-byte scan codes.

†† Under DOS, SHIFT+PRTSCR causes interrupt 5, which prints the screen.

Color Display Attributes

Background			Foreground		
Bits	Num	Color	Bits*	Num	Color
<u>F</u> <u>R</u> <u>G</u> <u>B</u>			<u>I</u> <u>R</u> <u>G</u> <u>B</u>		
0 0 0 0	0	Black	0 0 0 0	0	Black
0 0 0 1	1	Blue	0 0 0 1	1	Blue
0 0 1 0	2	Green	0 0 1 0	2	Green
0 0 1 1	3	Cyan	0 0 1 1	3	Cyan
0 1 0 0	4	Red	0 1 0 0	4	Red
0 1 0 1	5	Magenta	0 1 0 1	5	Magenta
0 1 1 0	6	Brown	0 1 1 0	6	Brown
0 1 1 1	7	White	0 1 1 1	7	White
1 0 0 0	8	Black blink	1 0 0 0	8	Dark grey
1 0 0 1	9	Blue blink	1 0 0 1	9	Light blue
1 0 1 0	A	Green blink	1 0 1 0	A	Light green
1 0 1 1	B	Cyan blink	1 0 1 1	B	Light cyan
1 1 0 0	C	Red blink	1 1 0 0	C	Light red
1 1 0 1	D	Magenta blink	1 1 0 1	D	Light magenta
1 1 1 0	E	Brown blink	1 1 1 0	E	Yellow
1 1 1 1	F	White blink	1 1 1 1	F	Bright white

I Intensity bit G Green bit F Flashing bit
 R Red bit B Blue bit

* On monochrome monitors, the blue bit is set and the red and green bits are cleared (001) for underline; all color bits are set (111) for normal text.

Hexadecimal-Binary-Decimal Conversion

Hex Number	Binary Number	Decimal Digit 000X	Decimal Digit 00X0	Decimal Digit 0X00	Decimal Digit X000
0	0000	0	0	0	0
1	0001	1	16	256	4,096
2	0010	2	32	512	8,192
3	0011	3	48	768	12,288
4	0100	4	64	1,024	16,384
5	0101	5	80	1,280	20,480
6	0110	6	96	1,536	24,576
7	0111	7	112	1,792	28,672
8	1000	8	128	2,048	32,768
9	1001	9	144	2,304	36,864
A	1010	0	160	2,560	40,960
B	1011	11	176	2,816	45,056
C	1100	12	192	3,072	49,152
D	1101	13	208	3,328	53,248
E	1110	14	224	3,584	57,344
F	1111	15	240	3,840	61,440

Microsoft Corporation
One Microsoft Way
Redmond, WA 98052-6399

Microsoft[®]
Making it all make sense[™]

0291 Part No. 06557