

**Honeywell**

SERIES 16

---

**H316 GENERAL PURPOSE DIGITAL COMPUTER  
INSTRUCTIONS AND LOGIC BLOCK DIAGRAMS**

Doc. No. 70130072174AC    Order No. M-493

---

June 1974

COPYRIGHT © 1969, 1970, HONEYWELL INC.

COPYRIGHT © 1971, 1972, 1973, 1974, HONEYWELL INFORMATION SYSTEMS INC.

The information contained herein is the exclusive property of Honeywell Information Systems Inc., except as otherwise indicated, and shall not be disclosed or reproduced, in whole or in part, without explicit written authorization from the company. The distribution of this material outside the company may occur only as authorized.

Printed in the United States of America

All rights reserved

REVISION HISTORY

New Revision Level of Manual	Change No.	Effective Date	Number and New Revision Level of Affected Drawings	Pages Affected by Revision	New Revision Level of Manual	Change No.	Effective Date	Number and New Revision Level of Affected Drawings	Pages Affected by Revision
B	7275	Sept. 1969	70024526A 70024527A 70024528A	3-44 3-45 3-46	Q	9645A	July 1971	70030115B 70030116B	3-40 3-42
C	7414	Sept. 1969	70024522B	3-40	R	9726	Oct. 1971	C70024276S C70024502B C70024503C C70024504B C70024511B C70024513C C70024517E	3-2 3-20 3-21 3-22 3-29 3-31 3-35
D	7227A	Oct. 1969	70024276C 70024517B 70024523B	3-2 3-35 3-41	S	10228	Apr. 1972	-- C70024503E C70024504C C70024514C C70024517F C70030115B C70030116C C70024523D C70024524D -- C70032515A	iii, iv 3-21 3-22 3-32 3-35 3-39 3-40 3-41, 3-42 3-43 3-44 deleted 3-45
E	7496	Oct. 1969	70024276D	3-2	T	10229	Apr. 1972	C70024525E --	3-44 3-45, 3-46, 3-47, 3-48, 3-49 and 3-50 deleted
F	7350A	Oct. 1969	70024276E	3-2	U	20049	May 1972	C70024503E	3-21
G	7748	Feb. 1970	70024276J 70024485B through 70024519B 70024522C 70024524B 70024525B 70024527B 70024529B	3-2 3-3 through 3-37 3-40 3-42 3-43 3-45 3-47	V	20593	Oct. 1972	C70024514D	3-32
H	8302	May 1970	70024276M 70024486C 70024488C 70024527C	3-2 3-4 3-6 3-45	W	20706	Feb. 1973	C70024276T C70024512D	3-2 3-30
J	8654	Oct. 1970	70024503C 70024507C 70024513C 70024517D 70024518C	3-21 3-25 3-31 3-35 3-36	X	20519	Sept. 1972	C70024276U	3-2
K	8666	Oct. 1970	70024523C	3-41	Y	20783	March 1973	C70024517G	3-35
L	9086	April 1971	70024276N 70024525C	3-2 3-43	Z	30014	April 1973	--	iii through vi, 1-1 through 1-5, 2-1, 2-3, 2-4, 2-5, 2-7 through 2-46, 2-59, 2-60 and 2-61 added, 3-1, 4-1, through 4-49 added
M	9365A	May 1971	70024518D 70024524D	3-36 3-44	AA	30189	June 1973	C70024493C C70024519D C70030116D C70024525F	3-11 3-37 3-40 3-45
N	9505	June 1971	70024509C 70024512C 70024517E 70024519C 70024522D 70024525D	3-27 3-30 3-35 3-37 3-41 3-45	AB	30216	Nov. 1973	-- C70030116E C70024510C C70024523E	2-6, 2-11 3-40, 4-42 3-28 3-41
P	9689	July 1971	-- -- -- 70030115A -- 70030116A --	iv v 1-1 3-40 3-41 3-42 3-43 through 3-49					

REVISION HISTORY (Cont)

New Revision Level of Manual	Change No.	Effective Date	Number and New Revision Level of Affected Drawings	Pages Affected by Revision
AC	40528	June 1974	C70024526B C70024527D	3-46 3-47

CONTENTS (Cont)

CONTENTS		Page
<b>SECTION I</b>	<b>INTRODUCTION</b>	1-1
	Signal Mnemonics	1-1
	Table 1-1 Symbols and Definitions	1-1
	Table 1-2 Function Index	1-1
<b>SECTION II</b>	<b>FLOW CHARTS/INSTRUCTION ANALYSES</b>	2-1
	F-Cycle	2-2
	I-Cycle	2-3
	Memory Reference	2-4
	ADD Add	2-4
	ANA Logical AND	2-5
	CAS Compare	2-6
	ERA Exclusive OR	2-8
	IMA Interchange Memory and A	2-9
	IRS Increment, Replace, and Skip	2-10
	JMP Unconditional Jump	2-11
	JST Jump and Store Location	2-12
	LDA Load A	2-13
	LDX Load Index Register	2-14
	STA Store A	2-15
	STX Store Index Register	2-16
	SUB Subtract	2-17
	Generic	2-18
	ACA Add C to A	2-18
	AOA Add ONE to A	2-19
	CAL Clear Left Half	2-20
	CAR Clear Right Half	2-21
	CHS Complement A Sign	2-22
	CMA Complement A	2-23
	CRA Clear A-Register	2-24
	CSA Copy Sign and Set Sign Plus	2-25
	ENB Enable Program Interrupt	2-26
	HLT Halt	2-27
	IAB Interchange A and B	2-28
	ICA Interchange Halves	2-29
	ICL Interchange and Clear Left Half	2-30

ICR	Interchange and Clear Right Half	2-31
INH	Inhibit Program Interrupt	2-32
INK	Input Keys	2-33
NOP	No Operation	2-34
OTK	Output Keys	2-35
RCB	Reset C to ZERO	2-36
SCB	Set C to ONE	2-37
COMMON SKIP		2-38
SSM	Set Sign Minus	2-39
SSP	Set Sign Plus	2-40
TCA	Two's Complement A	2-41
Input-Output		2-42
INA	Input to A	2-42
OCP	Output Control Pulse	2-43
OTA/SMK	Output from A/Set Mask	2-44
SKS	Skip if Sense Line Set	2-45
Shift		2-46
COMMON SHIFT ENTRY		2-46
ALR	Left Logical Rotate	2-47
ALS	Arithmetic Left Shift	2-48
ARR	Logical Right Rotate	2-49
ARS	Arithmetic Right Shift	2-50
LGL	Logical Left Shift	2-51
LGR	Logical-Right Shift	2-52
LLL	Long Left Logical Shift	2-53
LLR	Long Left Rotate	2-54
LLS	Long Arithmetic Left Shift	2-55
LRL	Long Right Logical Shift	2-56
LRR	Long Right Rotate	2-57
LRS	Long Arithmetic Right Shift	2-58
COMMON SHIFT EXIT		2-59
Table 2-1	Generating OPGJS+ for Specific Skip Instructions	2-59
Memory Expansion		2-60
EXA	Enable Extended Addressing	2-60
DXA	Disable Extended Addressing	2-60
Memory Parity		2-61
RMP	Reset Memory Parity Error	2-61

CONTENTS (Cont)


SECTION III	TYPES 316-01 and 316-0100 LOGIC BLOCK DIAGRAMS	Page
LBD No.	TITLE	
100	H316 M.F. PAC Comp/Alloc (70024276)	3-1
101	H316 Column No. 1 (70024425)	3-2
102	H316 Column No. 2 (70024486)	3-3
103	H316 Column No. 3 (70024487)	3-4
104	H316 Column No. 4 (70024488)	3-5
105	H316 Column No. 5 (70024439)	3-6
106	H316 Column No. 6 (70024490)	3-7
107	H316 Column No. 7 (70024491)	3-8
108	H316 Column No. 8 (70024492)	3-9
109	H316 Column No. 9 (70024493)	3-10
110	H316 Column No. 10 (70024494)	3-11
111	H316 Column No. 11 (70024495)	3-12
112	H316 Column No. 12 (70024496)	3-13
113	H316 Column No. 13 (70024497)	3-14
114	H316 Column No. 14 (70024498)	3-15
115	H316 Column No. 15 (70024499)	3-16
116	H316 Column No. 16 (70024500)	3-17
117	H316 Carry Network (70024501)	3-18
118	H316 TLG & Clock (70024502)	3-19
119	H316 Phase Register (70024503)	3-20
120	F Register and Op Decode (70024504)	3-21
121	H316 Shift Counter (70024505)	3-22
122	H316 Control Logic A (70024506)	3-23
123	H316 Control Logic B (70024507)	3-24
124	H316 Control Logic C (70024508)	3-25
125	H316 Control Logic D/E (70024509)	3-26
126	H316 Control Logic H (70024510)	3-27
127	H316 Control Logic (70024511)	3-28
128	H316 Control Logic MX (70024512)	3-29
129	H316 Control Logic PY (70024513)	3-30
130	H316 Control Logic PY (70024514)	3-31
132	H316 Lamp Driver 1-8 (70024515)	3-32
133	H316 Lamp Driver 9-16 (70024516)	3-33
134	H316 Control Logic I/O (70024517)	3-34
135	H316 Interrupt Address Encoding (70024518)	3-35
138	H316 Output Buses (70024519)	3-36
139	H316 Algorithms (70024520)	3-37
140	H316-0/00 Control Panel (70030115)	3-38
141	H316-0/00 Control Panel Switches (70030116)	3-39
142	H316 Console and I/O Connectors (70024523)	3-40
143	H316 Console and I/O Connectors (70024523)	3-41
147	H316-12 Real Time Clock (70024524)	3-42
148	H316 Power Supply and Power Distribution (70024525)	3-43
150	H316 Timing and Control (70024529)	3-44

CONTENTS (Cont)


		Page
340	H316 ASR-33/35 Control (70024526)	3-46
341	H316-56 Buffer Register ASR-33/35 (70024527)	3-47
342	H316 Address and SKS-33/35 (70024528)	3-48
<b>SECTION IV</b>	<b>TYPE 316-0110 LOGIC BLOCK DIAGRAMS</b>	
LBD NO.	TITLE	
100	H316-0110 M.F. PAC Comp/Alloc (70032793)	4-2
101	H316 Column No. 1 (70024485)	4-3
102	H316 Column No. 2 (70033044)	4-4
103	H316 Column No. 3 (70024487)	4-5
104	H316 Column No. 4 (70024488)	4-6
105	H316 Column No. 5 (70024489)	4-7
106	H316 Column No. 6 (70024490)	4-8
107	H316 Column No. 7 (70024491)	4-9
108	H316 Column No. 8 (70024492)	4-10
109	H316 Column No. 9 (70024493)	4-11
110	H316 Column No. 10 (70024494)	4-12
111	H316 Column No. 11 (70024495)	4-13
112	H316 Column No. 12 (70024496)	4-14
113	H316 Column No. 13 (70024497)	4-15
114	H316 Column No. 14 (70024498)	4-16
115	H316 Column No. 15 (70024499)	4-17
116	H316 Column No. 16 (70024500)	4-18
117	H316 Carry Network (70024501)	4-19
118	H316 TLG & Clock (70024502)	4-20
119	H316 Phase Register (70024503)	4-21
120	F Register and Op Decode (70032801)	4-22
121	H316 Shift Counter (70024505)	4-23
122	H316 Control Logic A (70032802)	4-24
123	H316 Control Logic B (70024507)	4-25
124	H316 Control Logic C (70032803)	4-26
125	H316 Control Logic D/E (70032804)	4-27
126	H316 Control Logic H (70032805)	4-28
127	H316 Control Logic (70032806)	4-29
128	H316 Control Logic MX (70032807)	4-30
129	H316 Control Logic PY (70032770)	4-31
130	H316 Control Logic PY (70024514)	4-32
132	H316 Lamp Driver 1-8 (70024515)	4-33
133	H316 Lamp Driver 9-16 (70024516)	4-34
134	H316 Control Logic I/O (70024517)	4-35
135	H316 Interrupt Address Encoding (70024518)	4-36
136	H316 Memory Expansion Control Logic (70032796)	4-37
137	H316 Memory Parity Logic (70032798)	7-38
138	H316 Output Buses (70032794)	4-39
139	H316 Algorithms (70024520)	4-40
140	H316 Control Panel (70030115)	4-41

CONTENTS (Cont)

LBD No.	TITLE	Page
141	H316 Control Panel Switches (70030116)	4-42
142	H316 Console and I/O Connectors (70032797)	4-43
147	H316-12 Real Time Clock (70024524)	4-44
148	H316 Power Supply and Power Distribution (70024525)	4-45
150	H316 Timing and Control (70032795)	4-46
340	ASR-33/35 Control (70024526)	4-47
341	H316-56 Buffer Register ASR-33/35 (70024527)	4-48
342	H316 Address and SKS ASR-33/35 (70024528)	4-48



Type 316-01



71-0035A

Types 316-0100 and 316-0110

H316 General Purpose Computer

## SECTION I INTRODUCTION

This volume contains flow charts and analyses of all H316 instructions and the logic block diagrams for Types 316-01, 316-0100, and 316-0110. These types differ primarily in mechanical design and configuration. Type 316-0110 contains the improved memory module. Separate coverage is provided for the memory reference fetch cycle. The instructions are presented in groups (i.e., load and store, arithmetic, logical, etc.). For convenient reference, the mnemonic, number of cycles, and op code appear on each page. Symbols and abbreviations used in the flow charts are defined in Table 1-1. A function index is provided as an aid in determining function sources and definitions (Table 1-2).

### Signal Mnemonics

The electrical characteristics of the computer circuits are called: passive (+6 vdc) and active (0 vdc). The logical functions are true (logic ONE) and false (logic ZERO). In general, there are two ways of relating the electrical characteristic and logical function for each signal mnemonic:

- a. An assertion signal (for example, A01FF+) is logically true when it is at +6 vdc and is logically false when it is at 0 vdc.
- b. A negation signal (for example, A01FF-) is logically true when it is at 0 vdc and is logically false when it is at +6 vdc.

A particular signal mnemonic can be labeled assertion or negation arbitrarily. The signal mnemonic convention uses the sixth character to specify assertion or negation.

**TABLE 1-1.  
SYMBOLS AND DEFINITIONS**

Symbol	Definition
A or .	Logical AND
v	Logical OR
⊕ or ⊕	Exclusive OR
→	Replaces
⇌	Is exchanged with
↓	Is discarded
( )	Contents of a hardware register
[EA]	Contents of a core location specified by the effective operand address
A	A register
ADB	Address bus
B	B register
C	Carry flip-flop (CB1TF)
E	E register
EA	Effective operand address; the address from which the operand is obtained
F	Flag (indirect address indicator) or F register
INB	Input bus
IW	Instruction word
M	M register
N	Two's complement of number of shifts to be performed
OTB	Output bus
P	P register
X	X register



TABLE 1-2.  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
OxxPA	101-116-05	Adder input OR gates (G&H), bits 1 through 16
OCPLS	134-K11	Output control pulse
OCPRC	147-F3	Output control pulse, real-time clock
OPG00	120-F5	Op group 00
OPG3C	120-P5	Op group for three cycle instructions (JST v IRS v CAS v IMA v LDX v DOUBLE PRECISION)
OPGAA	127-G9	Op group, A-cycle utilization of A register
OPGDP	124-E9	Op group, double precision arithmetic operation (ADD v SUB v LDA v STA)
OPGJS	129-P11	Op group, jump or skip (JMP v JST v IRS v (SKIP ENABLED))
OPGMD	123-B7	Op group, multiply or divide (MPY v DIV)
OPGNS	125-A12	Op group, negative sum. Control ENSHL/ ENSLL for subtractive process (SUB v IRS v CASAM)
OPGSM	128-A12	Op group, sum to M register control (STA v IMA v LDX v STX)
OPGWR	126-G8	Op group, write/read control (STA v IMA v LDX v STX v IRS v JST)
OTBxx	138-XX	Output bus, bits 1 through 16
OTPMA	240-H6	Output transfer pulse, DMA option
IOGRP	120-P3	Op group, I/O group
IAD61	135-F2	Interrupt address 61 (RTC location 00061)
IAD63	135-F7	Interrupt address 63 (Standard interrupt location 00063)
IADX2	135-F5	Interrupt address, location 00XX1 through 00XX7
ICYEF	119-G8	I-cycle early flip-flop (Indirect address)
ICYLF	119-N8	I-cycle late flip-flop (Indirect address)
ICYS1	263-E7	I-cycle and sector zero not selected
1Gxxx	200-XX	Interrupt address greater than 063 or 067 or 077 or 107 or 117 or 127 or 137 (as applicable)
IMAOP	120-J2	IMA op code
INBxx	101-116-F4	Input bus, bits 1 through 16
INCSC	126-P5	Increment shift counter if not 00 <sub>8</sub>
INDxx	132-XX	Console indicator lamp drivers, bits 1 through 16
INHPP	135-K1	Inhibit power failure interrupt
INKOP	122-P9	INK op code
INSTR	241-L2	Input strobe, DMA option
IRSOP	120-M3	IRS op code
1YBxx	223-XX, 135-XX	Input-to-Y bus, bits 2 through 16. DMC option, and program interrupt
AxxFF	101-116-M5	A register flip-flops, bits 1 through 16
A00FF	124-P5	A00 flip-flop
A0QM1	124-L8	A00FF equals M01FF
A1QA2	126-B4	A01FF equals A02FF, normalize signal
ACKAx	241-B4	Acknowledge for DMA channels 1 through 4
ACKPF	135-F1	Acknowledge for power failure interrupt
ACKRC	135-F4	Acknowledge for real-time clock
ACTxx	244-XX	DMA address count bits 1 through 16
ACYEF	119-G5	A-cycle early flip-flop
ACYLF	119-N6	A-cycle late flip-flop
ACYNX	129-F1	A-cycle is next main frame cycle
ADBxx	138-XX	Address bus, bits 7 through 16

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
ADDOP	120-F7	ADD op code
ANAOP	120-F2	ANA (logical AND to A) op code
AZERO	126-P9	A register equals zero, bits 1 through 16
AZZZZ	125-E7	A general control flip-flop
BxxFF	101-116-M1	B register flip-flop, bits 1 through 16
BANKx	138-A12	Memory bank select A, B, C, or D
BRICY	134-A8	BREAK and i-cycle
BREAK	134-G2	BREAK flip-flop. Set by program interrupt, RTC, memory increment, or DMC operation, etc.
BRREQ	134-D1	BREAK request (sync-in to BREAK operation)
CASOP	120-M4	CAS op code (compare A and SKIP)
CASAM	126-P6	A01FF equals M01FF in CAS instruction
CBITF	124-P2	C-bit flip-flop (arithmetic overflow, etc.)
CHENx	241-B9	Channel enable for DMA option (channels 1 through 4)
CHSLx	241-D3	Channel select for DMA option (channels 1 through 4)
CLAIL	130-K11	Clear A register bit 1 (clock level)
CLAMP	141-M7	Clear A register with manual pushbutton switch
CLATL	122-G6	Clear A register, total (clock-level)
CLATR	122-K8	Clear A register, total (clock-reset)
CLBMP	141-K7	Clear B register with manual pushbutton switch
CLBTR	123-M6	Clear B register, total (clock-reset)
CLCHS	241-J5	Clear DMA channel select flip-flops (clock-reset)
CLDTR	125-K5	Clear D register to ONEs, total (clock-reset)
CLETR	125-K2	Clear E register to ONEs, total (clock-reset)
CLFTL	125-K8	Clear F register, total (clock-level)
CLLTR	241-L10	Clear L register, DMA option, total (clock-reset)
CLMMP	141-C7	Clear M register with manual pushbutton switch
CLMTR	128-P9	Clear M register, total (clock-reset)
CLPIL	134-P6	Clear program interrupt and memory increment request lines
CLPMP	141-E7	Clear P and Y registers with manual push- button switch
CLPTR	129-M10	Clear P register, total (clock-reset)
CLRDR	126-L1	Clear D register when master clock oscillator has stopped
CLRF5	134-G8	Clear bit 5 of F register on program interrupt
CLSEX	134-P8	Clear single execute (program interrupt and memory increment) request flip-flops
CLSZR	262-H9	Clear sector zero relocation
CLXTR	128-M8	Clear X register, total (clock-reset)
CLYTR	129-P3	Clear Y register, total (clock-reset)
CLZTL	241-L5	Clear Z register (DMA option) total (clock-level)
CMEXT	136-HM	Clear extended addressing mode
CMK09	122-P8	Clear mask flip-flops for OTK instruction
CMKXX	134-G10	Clear mask, I/O control pulse
COXXX	150-D2	Memory cycle initiate flip-flop
D00DJ	130-D1	Fictitious D00 bit to take care of right shift end effects
D00FF	130-K8	D00 control flip-flop, extension of D register
DxxFF	101-116-G11	D register flip-flops, bits 1 through 16

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
DOGFF	124-P9	Divide termination control flip-flop for arithmetic option
D17DJ	130-G4	Fictitious D17 bit (end effect) of left shift
DILA <sub>x</sub>	245-F8	Device interrupt line, DMA channels 1 through 4
DIQAZ	123-B3	D01FF equals AZZZZ flip-flop
DIVOP	120-J6	DIV op code
DALEN	224-	DMC address line enable
DCY2X	221-D10	DMC cycle 2
DCY3X	221-K5	DMC cycle 3
DCYXX	221-B10	DMC cycle 1, 2, and 3
DGONE	126-D9	D register equals zero, bits 1 through 16
DMAIN	259-XX	DMA input mode
DMACY	241-L7	DMA cycle
DMARQ	241-B5	DMA request
DMAWR	241-G9	DMA write/read control
DMCCY	138-B11	DMC cycle 1, 2, 3, and 4
DMCRO	220-F6	DMC request
DMCRR	221-F2	DMC reset ready line
DMCWR	221-L2	DMC write/read control
DPOLX	124-P12	Double precision or LDX op code
DPMOD	124-B10	Double precision mode flip-flop
DRFLP	125-E10	Data ready flip-flop
DRLIN	342-	Device ready line
DSPLO	141-G4	Display operating indicators
DSPLA	141-M4	Display A register
DSPLB	141-K4	Display B register
DSPLM	141-C4	Display M register
DSPLX	141-K7	Display X register
DSPLY	141-E4	Display Y register
ExxFF	101-116-P2	E register flip-flops, bits 1 through 16
EOINS	119-G2	End of instruction
EOADJ	130-E10	Fictitious E register bit for shift end effect
EOBDJ	130-H1	Fictitious E register bit for shift end effect
EOCDJ	130-D8	Fictitious E register bit for shift end effect
EODDJ	130-D11	Fictitious E register bit for shift end effect
EOY16	124-L9	Enable zero to Y-register, bit 16
EICHL	125-H10	Enable ONE to shift counter bit 11 (clock-level)
EICTS	125-K9	Enable ONEs to shift counter, total (clock-set)
EIDTS	125-P6	Enable input bus to D register, bits 1 through 16 (clock-set)
EIK17	127-P5	Enable 1 carry-in from fictitious bit 17 (end inject carry)
EIYHS	129-P6	Enable IYB, bits 2 through 9, to Y register (clock-set)
EIYLS	129-P5	Enable IYB, bits 10 through 16, to Y register (clock-set)
E40SC	121-C2	Enable 40 (octal) to shift counter. Setup for NRM instruction
E57SC	124-J3	Enable 57 (octal) to shift counter. Setup for DIV instruction
E70SC	124-H3	Enable 70 (octal) to shift counter. Setup for MPY instruction
EASTL	127-P1	Enable A register to sum network, bits 1 through 16 (clock-level)
EBETS	125-M1	Enable B register to E register, bits 1 through 16 (clock-set)
ECETS	125-M3	Enable shift counter to E register, bits 11 through 16 (clock-set)

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
EDAIL	130-K10	Enable D register to A register, bit 1 (clock-level)
EDAHS	122-P1	Enable D register to A register, bits 1 through 8 (clock-set)
EDALS	122-P3	Enable D register to A register, bits 9 through 16 (clock-set)
EDBTS	123-P2	Enable D register to B register, bits 1 through 16 (clock-set)
EDM <sub>xx</sub>	101-116-K8	Enable D register to M register, bits 1 through 16 (DJs with ESM - gates).
EDMAY	241-L3	Enable DMA bus (address count or Z register) to Y register, bits 1 through 16 (clock-set)
EDMTS	128-K12	Enable D register to M register, bits 1 through 16 (clock-set)
EDPTR	129-J9	Enable D register to P register (clock-level)
EDPTS	129-P9	Enable D register to P register, bits 1 through 16 (clock-set)
EDYTS	129-P1	Enable D register to Y register, bits 1 through 16 (clock-set)
EEALS	122-K5	Enable E register to A register, bits 11 through 16 (clock-set)
EEATS	122-P4	Enable E register to A register, bits 1 through 10 (clock-set)
EMC <sub>xx</sub>	121-X11	Enable M register to shift counter, bits 11 through 16, respectively.
EMCTL	125-P12	Enable M register to shift counter, bits 11 through 16 (clock-level)
EMFTL	128-P4	Enable M register to F register, bits 3 through 6 (clock-level)
EMSHL	127-P9	Enable M register to sum network, bits 1 through 7 (clock-level)
EMSL	127-P11	Enable M register to sum network, bits 8 through 16 (clock-level)
EMXTS	128-P7	Enable M register to X register, bits 1 through 16 (clock-set)
ENSHL	127-P8	Enable M register (negation) to sum network, bits 1 through 7 (clock-level)
ENSKI	150-K2,3	Selection Sink Enable Pulse
ENSL	127-P7	Enable M register (negation) to sum network, bits 8 through 16 (clock-level)
ENTRA	141-M2	Enter A register (manual console op)
ENTRB	141-K2	Enter B register (manual console op)
ENTRM	141-B2	Enter M register (manual console op)
ENTRP	141-E2	Enter P register (manual console op)
ENYSW	150-K4,5	Digit Selection Switch Enable Pulse
EPARB	133-D3	Memory parity error strobe
EPSLL	128-K4	Enable P register to sum network, bits 3 through 16 and enable M register bits 1 and 2 to sum network (clock-level)
EPYTS	129-P4	Enable P register to Y register, bits 1 through 16 (clock-set)
ERAOP	120-P1	ERA op code (exclusive OR to A)
ERLAX	259-XX	End of range for DMA
ERLXX	222-L11	End of range line for DMC
ESDTS	125-M4	Enable adder sum to D register, bits 1 through 16 (clock-set)
ESMTS	128-G11	Enable sum network input to M register, bits 1 through 16 (clock-set)

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
ETAHS	122-P6	Enable transposed D register, bits 9 through 16 into A register, bits 1 through 8 (clock-set)
ETALS	122-P7	Enable transposed D register, bits 1 through 8 into A register, bits 9 through 16 (clock-set)
EXSTL	128-P5	Enable X register to sum network, bits 1 through 16 (clock-level)
EXTMD	136-H1	Extended addressing mode flip-flop
EYSHL	128-P3	Enable Y register to sum network, bits 1 through 7 (clock-level)
EYSL	128-P2	Enable Y register to sum network, bits 8 through 16 (clock-level)
EYZTL	241-L6	Enable Y register to Z register, bits 1 through 16 (clock-level)
EZYTL	241-J7	Enable Z register to Y register via ACT - + - lines, bits 1 through 16 (clock-level)
FOICY	119-A8	F or I cycle control flip-flops are set
FOxFF	120-CX	Function register, bits 3 through 6
FCX00	134-D12	Function control indicating address bus lines 08, 09, 10, and 14 are all zero
FCYEF	119-G10	F-cycle early flip-flop
FCYLF	119-N10	F-cycle late flip-flop
FCYM2	136-F4	F-cycle/M02FF (tag store flip-flop for extended addressing mode)
FCYSO	127-G10	F-cycle sector zero specified in memory reference instruction addressing
GxxDJ	101-116-C5	Adder network input (A v X), bits 1 through 16, respectively
GENOA	120-P11	Generic operation, class A
GENOB	120-P9	Generic operation, class B
GENOP	120-J11	Generic operation
HxxDJ	101-116-C9	Adder network input (M v P v Y v M -), bits 1 through 16, respectively
HOLDM	128-M9	Hold M register contents (inhibit CLMTR-)
JAMKN	127-G4	Jam carry network (suppress carries)
JMPOP	120-M1	JMP op code
JSTOP	120-M2	JST op code
LDAOP	120-F3	LDA op code
LMPRN	132-C3	Lamp, run indicator
LMRxx	153-161-E5, 11	Selection Switch Discharge Resistor Line
LXOP	120-P2	Load/store X register op code
LXACY	263-D9	Load X register/A-cycle
MxxFF	101-116-M8	M register, bits 1 through 16
M01ML	262-K7	M01 control from memory lockout
M02DJ	136-H5	M02 DJ gates for extended addressing
M17FF	133-K10	Parity bit flip-flop of memory parity option
M5G4G	123-G2	Minterm control in DP and IAB instructions
MACYL	128-D2	Multiply control in A-cycle

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
MADFF	124-P7	Multiply and divide control flip-flop
MASTO	141-G9	Memory access, store mode
MBSYL	150-B2	End of Memory Busy pulse
MCRST	118-G2	Master clock, reset phase
MCSET	118-K3	Master clock, set phase
MCTLG	118-P2	Master clock, timing level generator phase
MDA2A	123-D3	MPY/DIV option, A-cycle, TL2, control minterm A
MDA2C	123-G10	MPY/DIV option, A-cycle, TL2, control minterm C
MDG2E	123-D2	MPY/DIV option, timing level 2, control minterm E
MDG4D	123-G7	MPY/DIV option, timing level 4, control minterm D
MD01X to MD17X	153 to 161 C4, 5	Memory data output signals
MDSLA	122-E8	MPY/DIV option, shift left A register
MDSRA	123-G8	MPY/DIV option, shift right A register
MELOV	262-K3	Memory lockout violation flip-flop
MEMAC	141-H8	Memory access mode control
MEMCI	126-K12	Memory cycle initiate
MFG2E	122-D12	Main frame, general cycle, TL2, minterm E
MMxxx	142-XX	Memory to M register data bits 1 through 16, from memory bank A through D and combinations
MPAFF	133-J3	Memory parity mask flip-flop
MPEFF	133-J7	Memory parity error flip-flop
MPYOP	120-F5	MPY op code
MSTCL	141-C11	Master clear (overall initialization)
NxxPA	101-116-D9	Adder network input AND gates (G $\wedge$ H), bits 1 through 16, respectively
NOSTO	262-D3	No store. Protected memory area is being accessed.
NRMOP	128-D1	NRM op code
PxxFF	101-116-M11	P register flip-flops, bits 1 through 16
P02BS	136-D5	P02 storage flip-flop for bank control extended addressing
PIL00	133-L6	Program interrupt line 00 (standard)
PIREQ	143-XX	Program interrupt request
PISEX	134-B1	Program interrupt or single execute request
PAGEO	133-A2	Parity generator output
PAMEO	133-A3	Parity memory bit output
PARCK	143-B4	Parity check indicator from I/O
PERMI	134-G4	Permit interrupt flip-flop
PFINT	135-H11	Power failure interrupt signal
PFHLT	141-K8	Power failure halt mode control
PMIND	136-K1	Previous mode indicator flip-flop for extended-addressing mode
PROT <sub>3</sub>	264-XX	Accessing protected sector 0 through 3 00-07 or 40-47 10-17 or 50-57 20-27 or 60-67 30-37 or 70-77
RxxPA	101-116-D7	Adder network or gates (G v H-), bits 1 through 16, respectively
READY	141-L10	Prestart signal from console pushbutton switch

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
REMOK	123-B2	Remainder OK to terminate divide
RESTR	262-F5	Restricted mode flip-flop for memory lockout option
RPTT2	126-G5	Repeat TL2 timing level
RRCXX	126-P8	Read-regenerate cycle control to memory
RRLIN	134-M10	Reset ready line signal to I/O device
RSKA1	150-E2	Selection sink read-command timing pulse
RTCAD	147-F9	Real-time clock address decoder
RTCLK	147-H2	Real-time clock service request
RUNFF	126-M3	RUN control flip-flop
RUNMD	141-E11	RUN mode console switch control
SxxCx	117-XX	Sum network outputs from carry gating, bits 1 through 16, respectively
SCxxF	121-X7	Shift counter flip-flops, bits 11 through 16
SCQ70	121-M2	Shift counter equals octal 70
SCQ77	121-M3	Shift counter equals octal 77
SCZR0	121-M4	Shift counter equals zero
SCZR1	121-P3	Shift counter equals zero or minus one (77)
SDARS	123-P10	Shift (double) A register, right shift (clock-set)
SDBRS	123-P9	Shift (double) B register, right shift (clock-set)
SDBxx	130-AXX	End effects for SDBRS to B register, bits 1 and 2
SDRxx	140-X7	Set data register, bits 1 through 16, from console pushbutton switches
SECxx	272-xx	Sector (00-77) is unprotected in memory lockout option
SENSx	140-X10	Sense switches on console, 1 through 4, respectively
SETAO	125-C10	Set A00FF control signal
SETAZ	125-M7	Set AZZZZ control signal
SETF5	134-G7	Set bit 5 of register for memory increment
SEX00	135-D10	Standard interrupt priority network flip-flop
SEXLV	135-D7	Memory lockout violation interrupt priority network flip-flop
SEXPf	135-D1	Power failure interrupt priority network flip-flop
SEXRC	135-D4	Real-time clock service request priority network flip-flop
SEXRQ	200-XX	Single execute memory increment request
SEXTF	136-G2	Extended addressing mode flip-flop
SHAOP	120-P8	Shift A register op code
SHASC	120-P7	Shift A register and shift counter do not equal zero
SKGRP	120-P6	Skip group op code
SLATS	122-P11	Shift left to A register (clock-set)
SLBTS	123-P4	Shift left to B register (clock-set)
SMK01	134-K12	Set mask group No. 1 (standard devices)
SMK09	122-M10	Set mask group No. 9 (OTK instruction)
SMKXX	134-D9	Set mask general output strobe
SMPIL	135-H2	Sample program interrupt lines
SPMOD	135-M1	Single pulse mode control (service jumper)
SRATS	122-P12	Shift right to A register (clock-set)
SRBTS	123-P8	Shift right to B register (clock-set)
SRSTL	128-K1	Shift right from A register to sum network (clock-level)
STAOP	120-F9	STA op code
START	141-L9	Start pushbutton switch release
STEPP	141-G10	Step P register in MEMAC mode
STEXT	136-H9	Set extended addressing mode
SUBOP	120-F6	SUP op code
SW01 to SW17	(Core stack)	Sense amplifier core stack sense winding inputs

TABLE 1-2. (CONT)  
FUNCTION INDEX

Mnemonic	LBD No. (Signal Source)	Definition
TL13F	118-D5	Timing level mid-TL1 through mid-TL3
TL1FF	118-K11	Timing level TL1
TL23F	118-D8	Timing level mid-TL2 through mid-TL3
TL24F	118-D10	Timing level mid-TL2 through mid-TL4
TL2FF	118-K9	Timing level TL2
TL3FF	118-K7	Timing level TL3
TL4FF	118-K5	Timing level TL4
TLATE	118-A8	Timing level, late, TL2 and TL3 inclusive
VAC00	148-E9	0 vac, transformer center tap
VAC03	148-E9	3 vac, PFI transformer
VDC06		-6 vdc
WRINH	126-G10	Write inhibit
YxxFF	101-116-P11	Y register flip-flops, bits 1 through 16
Y04XX to Y16XX	104-116-L10	Double rail memory address signals

**SECTION II**  
**FLOW CHARTS/INSTRUCTION ANALYSES**

The instruction analyses are detailed presentations of some key signals generated within the Central Processor unit (CPU) from the time an instruction operation code is recognized until the execution is complete and the next instruction's fetch cycle is initiated. The instruction fetch cycle and I-cycle are covered on pages 2-2 and 2-3. Included in an analysis are the source, destination, and operational description of the signal. The location of the logic making up the signal is also given. Within each instruction class, the definitions of Instruction Analyses are presented in alphabetical order of their mnemonic code as follows:

CODE	INSTRUCTION	CODE	INSTRUCTION
<b>Generic</b>		<b>Memory Reference</b>	
ACA	Add C to A	ADD	Add
AOA	Add ONE to A	ANA	Logical AND
CAL	Clear Left Half	CAS	Compare
CAR	Clear Right Half	ERA	Exclusive OR
CHS	Complement A Sign	IMA	Interchange memory and A
CMA	Complement A	IRS	Increment, Replace, and Skip
CRA	Clear A register	JMP	Unconditional Jump
CSA	Copy Sign and Set Sign Plus	JST	Jump and Store Location
ENB	Enable Program Interrupt	LDA	Load A
HLT	Halt	LDX	Load Index Register
IAB	Interchange A and B	STA	Store A
ICA	Interchange Halves	STX	Store Index Register
ICL	Interchange and Clear Left Half	SUB	Subtract
ICR	Interchange and Clear Right Half		
INH	Inhibit Program Interrupt	<b>Extended Addressing</b>	
INK	Input Keys	EXA	Enable Extended Addressing
NOP	No Operation	DXA	Disable Extended Addressing
OTK	Output Keys		
RCB	Reset C to ZERO	<b>Memory Parity</b>	
SCB	Set C to ONE	RMP	Reset Memory Parity
S-	(Skip Group)		
SSM	Set Sign Minus	<b>Shift</b>	
SSP	Set Sign Plus	ALR	Logical Left Rotate
TCA	Two's Complement A	ALS	Arithmetic Left Shift
<b>Input-Output</b>		ARR	Logical Right Rotate
INA	Input to A	ARS	Arithmetic Right Shift
OCP	Output Control Pulse	LGL	Logical Left Shift
OTA	Output from A	LGR	Logical Right Shift
SMK	Set Mask	LLL	Long Left Logical Shift
SKS	Skip if Sense Line Set	LLR	Long Left Rotate
		LLS	Long Arithmetic Left Shift
		LRL	Long Right Logical Shift
		LRR	Long Right Rotate
		LRS	Long Arithmetic Right Shift


The flow charts summarize the sequence of events that occur within the CPU during the execution of each instruction. The flow charts are easy to use if the reader applies the following general analysis.

With reference to the Clear A (CRA) flow chart, note that to the left of each box is an alphanumeric (such as T1) and columns of letter codes (such as R, L, S). The alphanumeric is the time during which operations within the horizontal dashed lines occur. The letter codes specify whether the functions in the same horizontal plane are levels (L), controlled by the reset clock MCRST (R), or controlled by the set clock MCSET (S).

The information within a box is in abbreviated text form, that is to say that certain key phrases have been replaced with symbology. An example is  $0 \rightarrow (M)$ , which means that the contents of the M register is replaced with zeros (cleared). Another method of clearing registers used in the H316 is  $1's \rightarrow (D)$ . Rather than replacing the contents of the D register with zeros, the contents are replaced with 1's. This method only applies to the D, E, and X registers. All other registers are cleared to all zeros.

The mnemonics to the right of the box are the signals that implement the operation described in the box. In the case of  $0 \rightarrow (M)$ , it is clear M register totally on reset clock (CLMTR-) which causes the register to be cleared.

In some cases, mnemonics are deliberately omitted from the flow chart for simplicity. In these cases, reference to the analyses of instructions is required.



NOTE: MISSING SIGNALS CAN BE FOUND IN F-CYCLE ANALYSIS


MEMORY REFERENCE F-CYCLE (EXCLUDING JMP)

Memory Reference F-Cycle (excluding JMP)

Instruction:


Op Code: Type:

Description:



Execution Time (μs):

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE+)	127-K6	116-F7/F9 117-A1	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(MCRST+) (ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8 124-N6 124-N8	Clear F register Clear shift counter Clear AZZZZ FF Clear MAD FF Clear DOG FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+) (MCSET+)	125-A5	101-116-F5-F9	Enable adder sum to D register
CLSEX+	134-P8	F	TL1	L	(TL1FF+)(ICYEF-)	134-L8	135-G8	Clear single execute FF
MMnnF-	142	F	TL1	L	(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-L9	101-116-J11	Enable D register into P register
EMFTL+	128-P4	F	TLATE	L	(M07FF-)(MEMAC-)(FCYLF+) (TLATE+)(GENOP-)	127-F10	120-A2 136-B4 136-D3	Enable M(3-6) into F(3-6) Bank switching control
EMFTL-	128-K3	F	TLATE	L	See EMFTL+	128-J3	127-L9	Generate EMSLL+
EXSTL+	128-P5	F	TLATE	L	(FOICY+)(TLATE+)(M02FF+) (GENOP-)(MEMAC-) M03FF+ or M04FF+ or M05FF- or M06FF+	128-K6	101-116-A5	Enable X register to adder
EMSHL+	127-P9	F	TLATE	L	(M07FF-)(MEMAC-)(FCYLF+) (TLATE+)(GENOP-)	127-F10	101-107-A9	Enable M(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(EMFTL-)	128-K3	108-116-A9	Enable M(8-16) to adder
ENSHL+	127-P8	F	TLATE	L	(M07FF-)(MEMAC-)(FCYLF+) (TLATE+)(GENOP-)	127-F9	101-107-A10	Enable M-(1-7) to adder
EYSHL+	128-P3	F	TLATE	L	(FCYLF+)(TLATE+)(GENOP+) (MEMAC-)(M07FF+)	128-J3	101-107-A12	Enable Y register (1-7) to adder
CLDTR-	125-K5	F	TL3	R	(ANAOP-)(TL3FF+)(MCRST+) or (ACYLF-)(TL3FF+)(MCRST+)	125-B7 125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(IOGRP-)(TL3FF+)	125-B5/ H5	101-116-F5-F9	Enable adder sum to D register
CLYTR-	129-P3	F	TL4	R	(ACYLF-)(TL4FF+) (MCRST+)	129-E1, H3,N3	101-116-N12	Clear Y register
EDYTS+	129-P1	F	TL4	S	(ACYNX-)(MCSET+)(TL4FF+)	129-M1	101-116-J10	Enable D register into Y register
MEMCI+	126-K12	F	TL1	L	(BRREQ-)(PISEX+) (TL1FF+)(IGACY+)(SPMOD-)	126-F12	150-A2	Enable start memory




Standard I-Cycle With Breaks

Instruction:

OP Code:

Type:




Description:

Execution Time (μs):


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EMSHL+	127-P9				(ICYEF-)	127-N11	101-107-A9	Enable M(1-7) to adder
EMSL+	127-P11				(ICYEF-)	127-N10	108-116-A9	Enable M(8-16) to adder
EIK17-	127-P5	I	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLRF5+	134-G8	I	TL1	L	[(SEXRO-) V(IG063-)] Λ [(IAD61-)(BREAK+)] (ICYEF+)(TL1FF+)	134-A7/C8	134-F4 120-C3	Reset PERMI FF Clear F register bit 5
SETF5-	134-G7	I	TL1	L	[(SEXRO+)(IG063+V(IAD61-)) Λ [(BREAK+)(ICYEF+)(TL1FF+)]]	134-C8, F7,A7	120-C5	Set F register bit 5
BRICY-	134-A8	I	TL1	L	(BREAK+)(ICYEF+)(TL1FF+)	134-A8	120-B1-B9	Force F register to JSTOP- or IRSOP- depending on F05
CLMTR-	128-P9	I	TL1	R	(MCRST+)(ACYEF-)(TL1FF+)	128-N9	101-116-L9	Clear M register
EICTS-	125-K9	I	TL1	S	(BRICY+)(MCSET+)(AZZZ-)	125-H9	126-F5	Generate RPTT2+ (Don't care)
MMnnF-	142				(SWnn+) (STRB-)	80.04	126-F10 121-A8 101-116-H8	Set WRINH FF Set shift counter to 77 <sub>8</sub> Memory data set into M register
EXSTL+	128-P5	I	TLATE	L	(ICYLF+)(F01CY+)(TLATE+)(M02FF+)(GENOP-)(MEMAC-)	128-J6	101-116-A5	Enable X register to adder
CLDTR-	125-K5	I	TL3	R	(ACYLF-)(TL3FF+)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	I	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLPTR	129-M10	I	TL4	R	(OPGJS+)(EOINS+)(TL4FF+)(MCRST+)	129-E8	101-116-L12	Clear P register
CLYTR-	129-P3	I	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-G1/H1	101-116-N12	Clear Y register*
EDPTS+	129-P9	I	TL4	S	(OPGJS+)(EOINS+)(TL4FF+)(MCSET+)	129-E8	101-116-J11	Enable D register into P register
EDYTS+	129-P1	I	TL4	S	[(MCSET+)(TL4FF+)(ACYNX-)] Λ [(BRREQ-) V(DCYXX-)(EOINS-)]	129-L1/D5	101-116-J10	Enable D register into Y register
EIYLS+	129-P5	I	TL4	S	(TL4FF+)(BRREQ+) Λ [(DCYXX-)(EOINS-)] - Λ (MCSET+)	129-D5/F5	110-116-N12	Enable 1YB(10-16) into Y(10-16)
MEMCI+	126-K12	I	TL1	L	(IGACY+)(SPMOD-)(TL1FF+)	126-F11	150-A2	Enable memory cycle

\*Y register changed except when [(FOICY+)(BREAK+)(BREAK+)(IRSOP+)] is TRUE



ADD  
2 CYCLES  
OF CODE 06


Instruction: Add (ADD)  
OP Code: 06 Type: MR, 2 cycles  
Description: (A) + [EA] → A  
OVF → (C)




Execution Time (μs): 3.2

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
CLMTR- MMnnF-	128-P9 * 142	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (SWnn±)(STRB-)	128-K8 80.04	101-116-L9 101-116-A4	Clear M register Memory data set into M register
EASTL+	127-P1	A	TLATE	L	(ADDOP+)(ACYLF+) (TLATE+)	127-A1/ C1	101-116-A4	Enable A register to adder
EMSHL+	127-P9	A	TLATE	L	(ACXLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-K9	101-107-A9	Enable M register (1-7) to adder
EMSL+	127-P11	A	TLATE	L	(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-K9	108-116-A9	Enable M(8-16) to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)	125-B7	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL3	S	(IOGRP-)(TL3FF+)	125-B5	101-116-F5- F9	Enable adder sum to D register
CLATR- EDAHS+	122-K8 122-P1	A A	TL4 TL4	R S	(ACYLF+)(OPGAA+)(TL4FF+) (ACYLF+)(OPGAA+)(TL4FF+)	122-C2 122-C2	101-116-L6 101-108-J7	Clear A register Enable D register to A(1-8)
EDALS+	122-P3	A	TL4	S	(ACYLF+)(OPGAA+)(TL4FF+)	122-C2	109-116-J7	Enable D register to A(9-16)
CB1TF+	124-P2	A	TL4	S	(ADDOP+)(D00≠D01)	124-A3	124-P2	Set CB1TF
CB1TF-	124-P1	A	TL4	R	(ADDOP+)(DIVOP-)(TL4FF+) (MCRST)	124-A1	124-L1	Reset CB1TF
CLYTR-	129-P3	A	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/ H3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12 J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle







Instruction: Logical AND (ANA)  
 OP Code: 03 Type: MR, 2 cycles  
 Description: (A) ∧ [EA] → (A)



Execution Time (μs): 3.2


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EIK17+	127-P5	A	TL1	L	(TLATE-)	127-K6	116-F7/F9	Force carry-in to bit 16
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-N9	101-116-L9	Clear M register
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)	125-B4	101-116-F11	Clear D register to ONEs
EASTL+	127-P1	A	TL1	L	(ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(IOGRP-)	127-K1	101-116-A4	Enable A register to adder
ESDTS+	125-M4	A	TL1	S	(ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)	125-B4	101-116-F5-F9	Enable adder to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
EMSHL+	127-P9	A	TLATE	L	(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-K9	101-107-A9	Enable M(1-7) to adder
EMSLL+	127-P11	A	TLATE	L	(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-K9	108-116-A9	Enable M(8-16) to adder
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5/J5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	A	TL4	R	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	101-116-L6	Clear A register
EDAHS+	122-P1	A	TL4	S	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	101-108-J7	Enable D register to A(1-8)
EDALS+	122-P3	A	TL4	S	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	109-116-J7	Enable D register to A(9-16)
CLYTR-	129-P3	A	TL4	R	(SCZR0-)	129-A1	101-116-E1	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)	129-D4	101-116-K11	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2		TL1	S	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Compare (CAS)

OP Code: 11 Type:


Description: If: (A) > [EA] = No operation  
 (A) = [EA] = Skip next instruction  
 (A) < [EA] = Skip two instructions



Execution Time (μs): 4.8


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
CASAM-	126-P6				(CASOP+)∧[({A01FF-(M01FF-) V(A01FF+)(M01FF+) (TL4FF+)(EOINS-)(FOICY+) [(M01FF-) at 119-A5] (FCYLF+)(TL4FF+)(OPG3C+) (MCRST+)(HOLDM-)(TL1FF+) (SWnn.±)(STRB-)	126-N6	125-A12	M01 = A01
ACYEF+	119-G4	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-) at 119-A5]	119-C5	119-J5	Set A-cycle
EICTS-	125-K9	F	TL4	S	(FCYLF+)(TL4FF+)(OPG3C+)	125-A7	121-A8	ONEs to shift counter
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (SWnn.±)(STRB-)	128-N9	101-116-L9	Clear M register
MMnnF-	142					80.04	101-116-H8	Memory data set into M register
EASTL+	127-P1	A	TLATE	L	(ACYLF+)(TLATE+)(CASOP-)	127-C1	101-116-A4	Enable A register to adder
ENSHL+	127-P8	A	TLATE	L	(ACYLF+)(TLATE+)(OPGNS+)(IRSOP-)	127-C12	101-107-A10	Enable M-(1-7) to adder
ENSLL+	127-P7	A	TLATE	L	(ACYLF+)(TLATE+)(OPGNS+)(IRSOP-)	127-C12	108-116-A10	Enable M-(8-16) to adder
EIK17-	127-P5	A	TLATE	L	(CASOP+)(ACYLF+)	127-A8/F8	116-F7-F9	Force carry to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	ONEs to D register
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLYTR-	129-P3	A	TL4	R	(CASOP+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EDYTS+	129-P1	A	TL4	S	(BRREQ-)(EOINS-)(CASOP+)(MCSET+)(TL4FF+)	129-D5/F1/F5	101-116-J10	Enable D register to Y register
DGONE-	126-D9				(D01FF-) through (D16FF-)	126-A9	125-B12	D register equals ZERO
SETAZ+	125-M7	A	TL4	L	(ACYLF+)(TL4FF+)(CASOP+)∧(DGONE+)V(D01FF+)	125-A11	125-D7	SET AZZZ F-F
INCSC+	126-P5	A	TL4	L	(ACYLF+)(TL4FF+)*	126-L6	121-A4	Increment shift counter
G16DJ-	116-C6	A	TL1	L	(TLATE-)(ACYEF+)(CASOP+)(Y01FF+)	116-A2	116-F7	If (A) < [EA], force additional carry to adder
EPSLL+	128-K4	A	TL1	L	(CASOP+)(TLATE-)	128-F4	101-116-A9	Enable P register to adder
EIK17-	127-P5	A	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-)(IRSOP-)(IMAOP-)(MCRST+)	125-B4	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL1	S	(ACYEF+)(TL1FF+)(JSTOP-)(IRSOP-)(IMAOP-)(MCSET+)	125-B4	101-116-D4-D8	Enable adder sum to D register
CLPTR-	129-M10	A	TL2	R	(ACYEF+)(TL2FF+)(CASOP+)(AZZZ+)(MCRST+)	129-E9	101-116-L12	Clear P register
EDPTS+	129-P9	A	TL2	S	(ACYEF+)(TL2FF+)(CASOP+)(AZZZ+)(MCSET+)	129-E9	101-116-J11	Enable D register to P register
CLYTR-	129-P3	A	TL4	R	(CASOP+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F11/H11	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

\*(SC) = 1 from previous F-cycle)




ERA  
2 CYCLES  
OP CODE 05

Instruction: Exclusive OR (ERA)  
OP Code: 05 Type: MR, 2 cycle  
Description: (A) ∇ [EA] → (A)




Execution Time (μs): 3.2

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
CLMTR- MMnnF-	128-P9 142	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (SWnn±)(STRB-)	128-P9 80.04	101-116-L9 101-116-H8	Clear M register Memory data set into M register
EASTL+	127-P1	A	TLATE	L	(ERAOP+)(TLATE+) (ACYLF+)	127-C1	101-116-A4	Enable A register to adder
JAMKN- EMSHL+	127-L4 127-P9	A A	TLATE TLATE	L L	(ACYEF+)(ERAOP+) (ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-C4 127-K9	101-116-C9 101-107-A9	Jam carry network Enable M(1-7) to adder
EMSLL+	127-P11	A	TLATE	L	(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-K9	108-116-A9	Enable M(8-16) to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5- F9	Enable adder sum to D register
CLATR-	122-K8	A	TL4	R	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	101-116-L6	Clear A register
EDAHS+	122-P1	A	TL4	S	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	101-108-J7	Enable D register to A register (1-8)
EDALS+	122-P3	A	TL4	S	(ACYLF+)(TL4FF+)(OPGAA+) (IMAOP-)	122-C2	109-116-J7	Enable D register to A(9-16)
CLYTR-	129-P3	A	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-E1/ H3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGIS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Interchange Memory and A (IMA)  
 OP Code: 13 Type: MR, 3 cycle  
 Description: (EA) ⇌ (A)




Execution Time (μs): 4.8

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G4	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-)]@119-A5]	119-C5	119-J5	Set A-cycle at next TL1
EICTS-	125-P9	F	TL4	S	(FCYLF+)(TL4FF+)(OPG3C+)*	125-A7	121-A8	Jam shift counter to ONEs
CLMTR- MMnnF-	128-P9 142	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (SWnn±)(STRB-)	128-N9 80.04	101-116-L9 101-116-H8	Reset M register Memory data set into M register
EMSHL+ EMSL+ CLDTR-	127-P9 127-P11 125-K5	A A A	TLATE TLATE TL3	R	[(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+) (ANAOP-)(TL3FF+)]	127-K9 127-K9 125-B7	101-107-A9 108-116-A9 101-116-F11	Enable M(1-8) to adder Enable M(9-16) to adder Clear D register to ONEs
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-F5- F9	Enable adder sum to D register
MEMCI+ INCSC+ COXXX+ [SCSTP+]	126-K12 126-P5 150-D2 121-C4	A A A A	TL4 TL4 TL4 TL4	L L S S	(MEMCI-) (ACYLF+)(TL4FF+) (MEMCI+)(MBSYX-) (INCSC+)(SCZRO-)(MCSET+)	126-G12 126-L6 150-A2 121-A4	150-A2 121-A4 150-D2 121-X6	Enable memory cycle Enable step shift counter Start memory cycle Step shift counter to ZERO
RRCXX-	126-N8	A*	TL4	L	(ACYEF+)(OPGWR+)(WRINH-)	126-G8	150-D6	Block STRB1+ to enable memory write cycle
CLMTR- EASTL+	128-P9 127-P1	As* As	TL3 TL1	R L	(MCRST+)(HOLDM-)(TL1FF+) (ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(IOGRP-)	128-P9 127-K1	101-116-L9 101-116-A4	Reset M register Enable A register to adder
ESMST+	128-G11	As	TL1	S	(RRCXX-)(MASTO-)(OPGSM+) (TL1FF+)(MCSET+)	128-C11	101-116-J9	Enable adder RnnPA+ output into M register
CLATR- EDAHS+ EDALS+ CLYTR- FCYEF+	122-K8 122-P1 122-P3 129-P3 119-G10	As As As As As	TL2 TL2 TL2 TL4 TL4	R S S R L	(CLATL+)(MCRST+)* [(EOINS+)(TL2FF+)(OPGAA+) (OPGSM+)] (TL4FF+)(ACYNX-)* (Set: (TL4FF+)(EOINS+))	122-G6 122-A3 122-A3 129-H3 119-C10	101-116-L6 101-108-J7 109-116-J7 101-116-N12 119-K10	Reset A register Enable D(1-8) into A(1-8) Enable D(9-16) into A(9-16) Reset Y register Enable set FCYLF+ at next TL1FF+
EPYTS+	129-P4	As	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)	129-D4	101-116-L10	Enable P register into Y register
MEMCI+ COXXX+	126-K12 150-D2	As As	TL1 TL4	L S	(TL1FF+)(SPMOD-)(IGACY+) (MEMCI+)(MBSYX-)	126-G12 150-A2	150-A2 150-D2	Enable memory cycle Start memory cycle

\*OPG3C+ @ 120-N4 = (IMAOP-), etc.  
 \*A/TL4/L - As/TL3/L ≡ (ACYLF+)(TL4FF+)(SCZRO-)V(ACYEF+)(SCZRO+)  
 \*A/ = A-cycle + SC ≠ 0, As/ = A-cycle + SC = 0


\*[CLATL+] = (EOINS+)(TL2FF+)(OPGAA+)(OPGSM+) @ 122-A3  
 \*(ACYNX-) = ((ACYLF+)(LSXOP-)(CASOP-)(SCZRO-)) @ 129-E1



Instruction: Increment, Replace, and Skip (IRS)


OP Code: 12 Type: MR, 3 cycles

Description: [EA] + 1 → [EA]




Execution Time (μs): 4.8

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G5	F	TL4	L	(TL4FF+)(EOINS-)	119-A6	119-K5	Set A-cycle FF at next TL1
EICTS-	125-K9	F	TL4	S	(M01ML-)(FCYLF+)	125-A7/ J9	121-A8	Jam shift counter to ONEs
CLMTR-	128-P9	A	TL1	R	(FCYLF+)(TL4FF+)(OPG3C+)	128-N9	101-116-L9	Clear M register
MMnnF-	142				(MCSET+)(AZZZZ-)	80.04	101-116-H8	Memory data set into M register
EMShL+	127-P9	A	TL3	L	(MCRST+)(HOLDM-)(TL1FF+)	127-F11	101-107-A9	Enable M(1-7) to adder
EMSLL+	127-P11	A	TL3	L	(SWnn±)(STRB-)	127-F11	108-116-A9	Enable M(8-16) to adder
EIK17-	127-P5	A	TL3	L	(ACYEF+)(IRSOP+)(SCZR0-)	127 F11	116-F7-F9	Force carry to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)	125 B7	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5/ J5	101-116-F5- F9	Enable adder sum to D register
MEMCI+	126-K12	A	TL4	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/ J12	150-C1	Enable set RCYF1+
INCSC+	126-P5	A	TL4	L	(ACYLF+)(TL4FF+)	126-L6	121-A4	Increment shift counter
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle
SCSTP+	121-C4	A	TL4	S	(INCSC+)(SCZR0-)(MCSET+)	121-A4	121-X6	Step shift counter to ZERO
RRCXX-	126-N8	A	TL4	L	(ACYEF+)(OPGWR+)(WRINH-)	126-G8	150-D6	Block STRB1+ to enable memory write cycle
DGONE+	126-D9	A	TL4	L	(D01FF-) through (D16FF-)	126-A9	125-B12	D register 1-16 equals ZERO
SETAZ+	125-M7	A	TL4	L	(OPGNS+)(ACYLF+)(DGONE+)	125-B12	125-D7	Set AZZZZ+ FF
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-N9	101-116-L9	Clear M register
EDMTS+	128-K12	A	TL1	S	(RRCXX-)(OPGSM-)(TL1FF+)	128-F12	101-116-J8	Enable D register to M register
EIK17-	127-P5	A	TL3	L	(ACYEF+)(IRSOP+)(AZZZZ+)	127-F6	116-F7-F9	Force carry to adder
EPsLL+	128-K4	A	TL3	L	(EOINS+)(IRSOP+)	128-C4	101-116-A9	Enable P register to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5- F9	Enable adder sum to D register
CLPTR-	129-M10	A	TL4	R	(OPGJS+)(EOINS+)(TL4FF+)	129-E8	101-116-E8	Clear P register
EDPTS+	129-L9	A	TL4	S	(OPGJS+)(EOINS+)(TL4FF+)	129-E8	101-116-J11	Enable D register into P register
CLYTR-	129-P3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/ N3	101-116-N12	Clear Y register
EDYTS+	129-P1	A	TL4	S	(MCSET+)(TL4FF+)(SCZR0-)	129-E1	101-116-J10	Enable D register into Y register
MEMCI+	126-K12	A	TL1	L	(EOINS-)(OPGJS-)	D4		Enable memory cycle
COXXX+	150-D2	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/ J12	150-C1	
					(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




Instruction: Unconditional Jump (JMP)  
OP Code: 01 Type: MR, 1 cycle  
Description: EA → (P)




Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-N9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)(MCRST+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)(MCRST+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)(MCSET+)	125-A6	101-116-D4-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-L9	101-116-J11	Enable D register into P register
EMFTL+	128-P4	F	TLATE	L	[(M07FF+)(V(M07FF-))]A [(FCYLF+)(TLATE+)(GENOP-)(MEMAC-)]	128-J4	120-A2	Enable M(3-6) into F(3-6)
EMFTL-	128-K3	F	TLATE	L	See EMFTL+(M07FF+)	128-G4	127-L9	Generate EMSHL+ and ENSHL+
EXSTL+	128-P5	F	TLATE	L	(FOICY+)(MEMAC-)(M02FF+)(GENOP-)(EXSTR+)	128-H6	101-116-A5	Enable X register to adder
EMSHL+	127-P9	F	TLATE	L	(FCYSO-)	127-G10	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(FCYSO-)	127-G10	101-107-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(FCYSO-)	127-G10	108-116-A9	Enable M(8-16) to adder
EYSHL+	128-P3	F	TLATE	L	(FCYLF+)(TLATE+)(GENOP-)(MEMAC-)(M07FF+)	128-J3	101-107-A12	Enable Y(1-7) to adder
CLDTR-	125-K5	F	TL3	R	(ACYLF-)(TL3FF+)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(IOGRP-)(TL3FF+)(MCSET+)	125-B5	101-116-F5-F8	Enable adder sum to D register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-N12	Clear Y register
CLPTR-	129-M10	F	TL4	R	(OPGJS+)(EOINS+)(TL4FF+)(MCRST+)	129-E8/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL4	S	(OPGJS+)(EOINS+)(TL4FF+)(MCSET+)	129-E8/L9	101-116-J11	Enable D register into P register
EDYTS+	129-P1	F	TL4	S	(ACYNX-)(MCSET+)(TL4FF+)(BREQ-)(OPGJS-)	129-L1	101-116-J10	Enable D register into Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Jump and Store Location (JST)  
 OP Code: 10 Type: MR, 3 cycles  
 Description: (P)<sub>3-16</sub> → [EA]<sub>3-16</sub>  
 [EA] + 1 → (P)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G5	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-) at 119-A5]	119-D5	119-K5	Set A-cycle at next TL1
EICTS-	125-K9	F	TL4	S	(FCYLF+)(TL4FF+)(OPG3C+)	125-A7	121-L9	ONES to shift counter
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-N9	101-116-H9	Clear M register
MMnnF-	142				(SWnn+)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONES
EPSLL+	128-K4	A	TL3	L	(ACYEF+)(JSTOP+)(SCZR0-)	128-F5	101-116-A9	Enable P register to adder
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IIOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
INCSC+	126-P5	A	TL4	L	(ACYLF+)(TL4FF+)	126-L6	121-A4	Enable step shift counter
SCSTA-	121-A4	A	TL4	S	(INCSC+)(SCZR0-)(MCSET+)	121-A4	121-A4	Shift counter to ZEROS
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-G12	150-C1	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle
RRCXX-	126-P8	A	TL4	L	(ACYEF+)(OPGWR+)(WRINH-)	126-J8	150-D6	Block STRB1+ and enable MWC*
CLMTR-	128-P9	A	TL1	R	(See CLMTR- above)			
EDMTS+	128-K12	A	TL1	S	(RRCXX-)(OPGSM-)(MASTO-) (TL1FF+)(MCSET+)	128-F12	101-116-J8	Enable D register into M register
EYSHL+	128-P3	A	TL3	L	(ACYEF+)(JSTOP+)(SCZR0+)	128-L2	101-107-A12	Y(1-7) to adder
EYSLL+	128-P2	A	TL3	L	(ACYEF+)(JSTOP+)(SCZR0+)	128-L2	108-116-A12	Y(8-16) to adder
EIK17-	127-P5	A	TL3	L	(EYSLL-)	127-K6	116-F7	Force carry to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IIOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLYTR-	129-P3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-N12	Clear Y register
CLPTR-	129-M10	A	TL4	R	(OPGJS+)(EOINS+)(TL4FF+) (MCRST+)	129-E8/L9	101-116-L12	Clear P register
EDPTS+	129-P9	A	TL4	S	(OPGJS+)(EOINS+)(TL4FF+) (MCSET+)	129-E8/L9	101-116-J11	Enable D register into P register
EDYTS+	129-P1	A	TL4	S	(ACYNX-)(MCSET+)(TL4FF+) (BRREQ-)(OPGJS-)	129-L1/D4/F5	101-116-J10	Enable D register into Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle


\*MWC = Memory write cycle

NOTE: Bit 02 of the P-register is stored when the memory expansion option is present and the computer is in the extended mode.






Instruction: Load A (LDA)  
OP Code: 02 Type: MR, 2 cycles  
Description: (EA) → (A)



Execution Time (μs): 3.2

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G5	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-) @ 119-A5]	119-C5	119-J5	Set A-cycle at next TL1
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)	125-B4	101-116-F11	Clear D register to ONEs
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM+)(TL1FF+) (SWnn±)(STRB-)	128-K8 80.04	101-116-H9 101-116-H8	Reset M register Memory data set into M register
EMSHL+	127-P9	A	TLATE		[(ACYLF+)(TLATE+) (SUBOP-)(OPGAA+) (TL3FF+)(IOGRP-)]	127-K9	101-107-A9	Enable M(1-7) to adder
EMSL+	127-P11	A	TLATE			127-B5	108-116-A9	Enable M(8-16) to adder
ESDTS+	125-M4	A	TL3	S		125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	A	TL4	R	(CLATL+)(MCRST+)*	122-J8	101-116-L6	Reset A register
CLYTR-	129-P3	A	TL4	R	(TL4FF+)(ACYNX-)**	129-H3	101-116-N12	Reset Y register
EDAHS+	122-P1	A	TL4	S	[(ACYLF+)(TL4FF+)	122-C2	101-108-J7	Enable D(1-8) into A(1-8)
EDALS+	122-P3	A	TL4	S	[(OPGAA+)(IMAOP-)]	122-L2	109-116-J7	Enable D(9-16) into A(9-16)
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)	129-D4	101-116-J11	Enable P register into Y register
FCYEF+	119-G10	A	TL4	L	[Set: (TL4FF+)(EOINS+) (DMCRQ-)(PISEX-)]	119-D10	119-C10	Enable set FCYLF+ at next TL1FF+
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-G12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle


\* (CLATL+) @ 122-G6 = (ACYLF+)(TL4FF+)(OPGAA+)(IMAOP-) @ 122-C2  
\*\* (ACYNX-) @ 129-F1 = ((ACYLF+)(LSXOP-)(CASOP-)(SCZR0-)) - @ 129-E1



Instruction: Load Index Register (LDX)


OP Code: 15 Type: MR, 3 cycles

Description: (EA) → X Note: Bit 2 of IW must be set X → (0)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-C5	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+)	119-L5	119-H3	Set A-cycle at next TL1
EICTS-	125-K9	F	TL4	A	[(M01FF-) @ 119-A5]	125-A7	121-A8	Jam shift counter to ONEs
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Reset M register
MMnnF-	142				(FCYLF+)(TL4FF+)(OPG3C+)*	80.04	101-116-H8	Memory data set into M register
CLXTR-	128-M8	A	TL1	R	(ACYLF+)(TL3FF+)(LSXOP+)	128-F8	101-116-N8	Clear X register to ONEs
EMXTS+	128-P7	A	TL3	S	(ACYLF+)(TL3FF+)(LSXOP+)	128-F8	101-116-N9	Enable M register into X register
INCSC-	126-M5	A	TL4	L	(ACYLF+)(TL4FF+)	126-L6	126-N5	Reset WRINH+ FF
INCSC+	126-P5	A	TL4	L	(INCSC-)	126-N5	121-A4	Enable step shift counter from all ONEs to ZEROs
MEMCI+	126-K12	A	TL4	L	(MEMCI-)	126-G12	150-C1	Enable set RCYF1+
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle
RRCCX-	126-M8	A	**	L	(ACYEF+)(OPGWR+)(WRINH-)	126-J8	150-D6	Block STRB1+ to enable memory write cycle
CLYTR-	129-P3	A	TL4	R	(ACYNX-)(TL4FF+)**	129-H3	101-116-N12	Reset Y register (address location ZERO in memory)
EXSTL+	128-P5	A	TL1	L	(ACYEF+)(TLATE-)(LSXOP+)	128-J5	101-116-A5	Enable X register to adder
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Reset M register
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-)	125-B4	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL1	S	(IRSOP-)(IMAOP-)	125-B4	101-116-F5-F9	Enable adder sum to D register
ESMTS+	128-G11	A	TL1	S	(ACYEF+)(TL1FF+)(JSTOP-)	128-D11	101-116-J9	Enable adder RnnPA+ output into M register
CLXTR-	128-M8	A	TL3	R	(IRSOP-)(IMAOP-)	128-F8	101-116-N8	Clear X register to ONEs
EMXTS+	128-P7	A	TL3	S	(ACYLF+)(TL3FF+)(LSXOP+)	128-F8	101-116-N9	Enable M register into X register
CLYTR-	129-P3	A	TL4	R	(TL4FF+)(ACYNX-)**	129-N3	101-116-N12	Reset Y register
FCYEF+	119-G10	A	TL4	L	(Set: (TL4FF+)(EOINS+))	119-D10	119-K10	Enable set FCYLF+ at next TL1FF+
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+)	129-D4	101-116-L10	Enable P register into Y register
MEMCI+	126-K12	A	TL1	L	(OPGJS-)	126-G12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	150-A2	150-D2	Start memory cycle
					(MEMCI+)(MBSYX-)			

\* (OPG3C+) @ 120-P4 = (DPOLX-), etc.  
 (DPOLX-) = (LSXOP+)(M02FF+) @ 124-N12  
 \*\* See WRINH Set and reset timing  
 \*\*\* (ACYNX-) = ((ACYLF+)(LSXOP-)(CASOP-)(SCZRO-)) - @ 129-E1




Instruction: Store A (STA)  
OP Code: 04 Type: MR, 2 cycles  
Description: (A) → (EA)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G5	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-) @ 119-A5]	119-C5	119-J5	Set A-cycle at next TL1
RRCXX-	126-M8	F	TL4 thru TL3	L	{ACYEF+}{OPGWR+}{WRINH-}	126-J8	150-D6	Block STRB- to enable memory write cycle
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-N9	101-116-L9	Reset M register
EASTL+	127-P1	A	TL1	L	(ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(IOGRP-)	127-K1	101-116-A4	Enable A register to adder
ESMST+	128-G11	A	TL1	S	(RRCXX-)(MASTO-)(OPGSM+) (TL1FF+)(MCSET+)	128-C11	101-116-G9	Enable adder RnnPA+ output into M register
CLYTR-	129-P3	A	TL2	L				
EPYTS+	129-P4	A	TL3	L				
EPYTS+	129-P4	A	TL4	R	(TL4FF+)(ACYNX-)*	129-L1	101-116-N12	Reset Y register
FCYEF+	119-G10	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)	129-D4	101-116-L10	Enable P register into Y register
MEMCI+	126-K12	A	TL1	L	(Set: (TL4FF+)(EOINS+))	119-C10	119-J10	Enable set FCYLF+ at next TL1FF+
COXXX+	150-D2	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY-) (MEMCI+)(MBSYX-)	126-G12 150-A2	150-A2 150-D2	Enable memory cycle Start memory cycle

\* (ACYNX-) = ((ACYLF+)(LSXOP-)(CASOP-)(SCZRO-)) - @ 129-E1




**Instruction:** Store Index Register (STX)  
**OP Code:** 15      **Type:** MR, 2 cycles  
**Description:** (X) → (EA)      **Note:** Bit 2 of IW must be reset




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ACYEF+	119-G5	F	TL4	L	(TL4FF+)(EOINS-)(FOICY+) [(M01FF-) @ 119-A5]	119-C5	119-J5	Set A-cycle at next TL1
RRCXX-	126-M8	F	TL4	L-	(ACYEF+)(OPGWR+)(WRINH-)	126-J8	150-D6	Block STRB- to enable memory write cycle
EXSTL+	128-P5	A	TL1	L	(ACYEF+)(TLATE-)(LSXOP+)	128-J5	101-116-A5	Enable X register to adder
CLMTR-	128-P9	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	121-N9	101-116-L9	Reset M register
ESMTS+	128-G11	A	TL1	S	(RRCXX-)(MASTO-)(OPGSM+) (TL1FF+)(MCSET+)	128-C11	101-116-J9	Enable adder RnnPA+ output into M register
CLXTR-	128-M8	A	TL3	R	(ACYLF+)(TL3FF+)(LSXOP+)	128-F8	101-116-N8	Clear X register to ONEs
EMXTS+	128-P7	A	TL3	S	(ACYLF+)(TL3FF+)(LSXOP+)	128-F8	101-116-N9	Enable M register into X register
CLYTR-	129-P3	A	TL4	R	(TL4FF+)(ACYNX-)*	129-H3	101-116-N12	Reset Y register
FCYEF+	119-G10	A	TL4	L	(Set: (TL4FF+)(EOINS+))	119-C10	119-J10	Enable set FCYLF+ at next TL1FF+
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)	129-D4	101-116-L10	Enable P register into Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-G12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

\* (ACYNX-) = ((ACYLF+)(LSXOP-)(CASOP-)(SCZRO-) - @ 129-E1




SUB  
2 CYCLES  
OP CODE 07


Instruction: Subtract (SUB)  
OP Code: 07 Type: MR, 2 cycles  
Description: (A) - (EA) → (A)  
OVF → (C)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
CLMTR- MMnnF-	128-P9 142	A	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (SWnn±)(STRB-)	128-P9 80.04	101-116-L9 101-116-H8	Clear M register Memory data set into M register
EASTL+	127-P1	A	TLATE	L	[(SUBOP-)]-(ACYLF+) (TLATE+)	127-A1/ C1	101-116-A4	Enable A register to adder
ENSHL+	127-P8	A	TLATE	L	(ACYLF+)(OPGNS+)(IRSOP-)	127-C12	101-107-A10	Enable M-(1-7) to adder
ENSL+ EIK17-	127-P7 127-P5	A A	TLATE TLATE	L L	(ACYLF+)(OPGNS+)(IRSOP-) (EIK17+)	127-C12 127-L6	108-116-A10 116-F7-F9 117-A1	Enable M-(8-16) to adder Force carry to adder
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5- F9	Enable adder sum to D register
CLATR- EDAHS+	122-K8 122-P1	A A	TL4 TL4	R S	(ACYLF+)(OPGAA+)(TL4FF+) (ACYLF+)(OPGAA+)(TL4FF+)	122-C2 122-C2	101-116-L6 101-108-J7	Clear A register Enable D register to A(1-8)
EDALS+	122-P3	A	TL4	S	(ACYLF+)(OPGAA+)(TL4FF+)	122-C2	109-116-J7	Enable D register to A(9-16)
CB1TF+	124-P2	A	TL4	S	(SUBOP+)(TL4FF+)(D00 = D01) (MCSET+)	124-A4	124-P2	Set CB1TF
CB1TF-	124-P1	A	TL4	R	(SUBOP+)(DIVOP-)(TL4FF+) (MCRST+)	124-A1	124-P1	Reset CB1TF
CLYTR-	129-P3	A	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-H3/ N3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCH+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-G12 K12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCH+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Add C to A (ACA)  
OP Code: 141216 Type: G, 1 cycle  
Description: (A) + (C) → (A)  
OVF → (C)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F9	Enable adder sum to D register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7	101-116-L12	Clear P register
EIK17-	127-P5	F	TLATE	L	(CB1TF+)(GENOP+)(M01FF+)(M15FF+)	127-C11/ F5 80.04	116-F7/F9 117-A1	Force carry to adder Memory data set into M register
MMnnF-	142				(SWnn±)(STRB-)		101-116-H8	
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-C7	101-116-J11	Enable adder sum to D register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A10	Enable M-(1-7) to adder
EMSL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A10	Enable M-(8-16) to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	F	TL4	R	(M15FF+)(GENOA+)(TL4FF+)	122-A2	101-116-L6	Clear A register
EDAS+	122-L1	F	TL4	S	(M15FF+)(GENOA+)(TL4FF+)	122-A2	101-108-J7	Enable D register to A(1-8)
EDALS+	122-P3	F	TL4	S	(M15FF+)(GENOA+)(TL4FF+)	122-A2	109-116-J7	Enable D register to A(9-16)
CB1TF-	124-P1	F	TL4	R	(TL4FF+)(DIVOP-)(GENOA+)(M09FF+)(M11FF-)(MCRST+)	124-A1/ A2	124-L1	Clear CB1TF at TL4 with reset clock
CB1TF+	124-P2	F	TL4	S	(D00 ≠ D01)(TL4FF+)(GENOA+)(M09FF+)(M11FF-)(MCSET+)	124-A1/ A2	124-L2	Set CB1TF when D00 ≠ D01
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/ H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




AOA  
1 CYCLE  
OP CODE 141206

Instruction: Add ONE to A (AOA)  
OP Code: 141206 Type: G, 1 cycle  
Description: (A) + 1 → (A)  
OVF → (C)



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9 117-A1	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCRST+)	129-E7	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCSET+)	129-E7	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A10	Enable M-(1-7) to adder
EMSL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A10	Enable M-(8-16) to adder
EIK17-	127-P5	F	TLATE	L	(M13FF-)(GENOP+)(M01FF+)(M15FF+)	127-C11 F5	116-F7/F9 117-A1	Force carry to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	F	TL4	R	(M15FF+)(GENOA+)(TL4FF+)	122-A2	101-116-L6	Clear A register
EDALS+	122-P1	F	TL4	S	(M15FF+)(GENOA+)(TL4FF+)	122-A2	101-108-J7	Enable D register to A(1-8)
EDALS+	122-P3	F	TL4	S	(M15FF+)(GENOA+)(TL4FF+)	122-A2	109-116-J7	Enable D register to A(9-16)
CB1TF-	124-P1	F	TL4	R	(TL4FF+)(DIVOP-)(GENOA+)(M09FF+)(M11FF-)(MCRST+)	124-A2	124-L1	Clear C-bit with reset clock
CB1TF+	124-P2	F	TL4	S	(D00 ≠ D01)(GENOA+)(M09FF+)(M11FF-)(TL4FF+)(MCSET+)	124-A1 A2	124-L2	Set C-bit when D00 ≠ D01
CLYTR-	129-P3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-E1/ H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle


NOTE: MISSING SIGNALS CAN BE FOUND IN AOA ANALYSIS



NOTE: MISSING SIGNALS CAN BE FOUND IN CAL ANALYSIS


CAL  
1 CYCLE  
OP CODE 141050

Instruction: Clear Left Half (CAL)  
OP Code: 141050 Type: G, 1 cycle  
Description: 0 → (A)<sub>1-8</sub>



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear Shift Counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-L9	101-116-L12	Clear P register
EDPTS-	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-L9	101-116-J11	Enable D register into P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A10	Enable M-(1-7) to adder
EMSL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A10	Enable M-(8-16) to adder
JAMKN-	127-L5	F	TLATE	L	(GENOP+)(M01FF+)(M02FF+)	127-L3	101-116-C9	Force carry network to ZERO
CLDTR-	127-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	F	TL4	R	(GENOA+)(M11FF+)(TL4FF+)	122-C4	101-116-L6	Clear A register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3	101-116-N12	Clear Y register
EDALS+	122-P3	F	TL4	S	(GENOA+)(M11FF+)(M13FF+)	129-D5/H2	109-116-J7	Enable D register to A(9-16)
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle






NOTE: MISSING SIGNALS CAN BE FOUND IN CAR ANALYSIS


CAR  
1 CYCLE  
OP CODE 141044

Instruction: Clear Right Half (CAR)  
OP Code: 141044 Type: G, 1 cycle  
Description: 0 -> (A)<sub>9-16</sub>




Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONES
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-B1 121-A5	Clear F register Clear shift counter
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	125-D8	Clear AZZZZ FF
MMnnF-	142	F	TL1	S	(SWnn±)(STRB-)	80.04	101-116-F5-F9	Enable adder sum to D register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-L10	101-116-L12	Memory data set into M register
EDPTS-	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-L9	101-116-J11	Clear P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	129-K12	101-116-A4	Enable D register into P register
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A9	Enable A register to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	101-107-A10	Enable M(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A9	Enable M-(1-7) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K12	108-116-A10	Enable M(8-16) to adder
JAMKN-	127-L5	F	TLATE	L	(GENOP+)(M01FF+)(M02FF+)	127-L3	101-116-C9 117-C1-C4-K5	Enable M-(8-16) to adder Force carry network to ZERO
CLDTR-	127-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-B6	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-F5-F9	Clear D register to ONES
CLATR-	122-K8	F	TL4	R	(GENOA+)(M11FF+)(TL4FF+)	122-C4	101-116-L6	Enable adder sum to D register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3	101-116-N12	Clear A register
EDAHS+	122-P1	F	TL4	S	(GENOA+)(M11FF+)(M14FF+)	122-C4/J2	101-108-J7	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable D register to A register 1-8
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable P register to Y register
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Enable memory cycle Start memory cycle




Instruction: Complement A Sign (CHS)  
Op Code: 140024 Type: G, 1 cycle  
Description: ONE's complement of (A<sub>1</sub>) → (A<sub>1</sub>)




Execution Time: (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCSET+)	129-E7/L9	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(EASAL-)	127-D3	101-116-A4	Enable A register to adder
JAMKN-	127-L5	F	TLATE	L	(EASAL-)	127-D3	101-116-C9 117-C1-C4-K5	Jam carry network
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLAIL+	130-K11	F	TL4	L	(GENOA+)(TL4FF+)(M14FF+)	130-F9	101-L4	Clear A register bit 1
EDAIL+	130-K10	F	TL4	L	(GENOA+)(TL4FF+)(M14FF+)	130-F9	101-L7	Enable D register bit 1 into A register bit 1
CLYTR-	129-P3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-E1-H3-N5	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




CMA  
1 CYCLE  
OP CODE 140401

Instruction: Complement A (CMA)  
OP Code: 140401 Type: G, 1 cycle  
Description: ONE's complement of (A) → (A)



Execution Time (μs): 1.6


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear, F register Clear shift counter Clear AZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCRST+)	128-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(EASAL-)	127-D3	101-116-A4	Enable A register to adder
JAMKN-	127-L5	F	TLATE	L	(EASAL-)	127-D3	101-116-C9 117-C1-C4-K5	Jam carry network
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	F	TL4	R	(M16FF+)(GENOA+)(TL4FF+)(MCRST+)	122-A1/J8	101-116-L6	Clear A register
EDAHS+	122-P1	F	TL4	S	(M16FF+)(GENOA+)(TL4FF+)(MCSET+)	122-A1/J1	101-108-J7	Enable D register to A(1-8)
EDALS+	122-P3	F	TL4	S	(M16FF+)(GENOA+)(TL4FF+)(MCSET+)	122-A2	108-116-J7	Enable D register to A(9-16)
CLYTR-	129-P3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-E1-H3-N3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	F	(MEMCI+)(MBSYX+)	150-A2	150-D2	Start memory cycle



NOTE: MISSING SIGNALS CAN BE FOUND IN CRA ANALYSIS.

CRA  
1 CYCLE  
OP CODE 140040


Instruction: Clear A-register (CRA)  
OP Code: 140040 Type: Generic, 1 cycle  
Description: 0s → (A)<sub>1-16</sub>



Execution Time: (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17+	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry-in to bit 16
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Reset M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1	Reset F register
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A5	121-A5	Reset shift counter
MMnnF-	142				(SWnn±)(STRB-)	80.04	125-D8	Reset AZZZZ+
CLPTR-	129-M10	F	TL2	R	(EDPTR+)*	129-J9	101-116-L12	Enable adder sum to D register
EDPTS+	129-P9	F	TL2	S	(EDPTR+)*	129-J9	101-116-F5-F9	Memory data set into M register
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-C6	101-116-H8	Reset P register
CLATR-	122-K8	F	TL4	R	(CLATL+)(MCRST+)**	122-J8	101-116-L12	Enable D register into P register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-J11	Clear D register to ONEs
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPJS-)	129-D4/L4	101-116-F11	Reset A register
MEMCI+	126-K12	F	TL1	L	(MEMCI-)**	126-G11	101-116-N12	Reset Y register
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	101-116-L10	Enable P register into Y register
FCYEF+	119-F10	F	TL4	L	(Set: (TL4FF+)(EOINS+))	119-D10	150-A2	Enable memory cycle
						150-D2	150-D2	Start memory cycle
						119-H9	119-H9	Enable set FCYLF+ at next TL1FF+

\* (EDPTL+) @ 129-J9 = (FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-) @ 129-E7  
 \*\* (CLATL+) @ 122-G6 = (GENOA+)(M11FF+)(TL4FF+) @ 122-C4  
 \*\*\* (MEMCI-) @ 126-G2 = (TL1FF+)(SPMOD-)((IOGRP+)(FCYLF+)-) @ 126-F12/C12



Instruction: Enable Program Interrupt (ENB)


OP Code: 000401 Type: G, 1 cycle

Description: Set machine status to permit interrupt

0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
PEMIL-	134-A4	F	TL4	L	(GENOB+)(TL4FF+)(M08FF+)	134-A4	134-C4	Permit interrupt
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MCSET+)(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




NOTE: MISSING SIGNALS CAN BE FOUND IN HLT ANALYSIS

Instruction: Halt (HLT)


OP Code: 000000 Type: G, 1.5 cycles

Description: Set machine to halt mode



Execution Time (μs): 2.4


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONES
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	121-A5 120-A1 125-D8	Clear shift counter Clear F register Clear AZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5- F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80,04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-J9	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-J9	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-C3	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A10	Enable M-(8-16) to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6/ J5	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5/ J4	101-116-F5- F9	Enable adder sum to D register
EICTS-	125-K9	F	TL3	S	(GENOB+)(TL3FF+)(M16FF-)(MCSET+)(AZZZ-)	125-B9/ J9	121-A8	Set shift counter to all ONES
SETAZ+	125-M7	F	TL3	L	(GENOB+)(TL3FF+)(M16FF-)	125-B9	126-F10	Repeat TL2 (RPTT2+)
RUNFF-	126-M2	F	TL2	R	(MCRST+)(TL2FF+)(GENOB-)(M16FF-)(SCZRO-)(RESTR-)	126-J3	125-L8 126-N2	Set AZZZ FF Reset RUNFF
INCS+	126-P5	F	TL2	L	(FCYEF+)(TL2FF+)	126-L5	121-A4	Enable increment shift counter
RUNFF+	126-M3				(RDYFF-)(START-)	126-D3	126-L3	Set RUNFF
Depress and release START button								
Repeat TLATE and TL3 with entry to TL4 (SCZRO+)(RPTT2-)								
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCH+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCH+)(MBSYX-)	150-A2	150-D2	Start memory cycle



NOTE: MISSING SIGNALS CAN BE FOUND IN IAB ANALYSIS


IAB  
 1 CYCLE  
 OP CODE 000201

Instruction: Interchange A and B (IAB)  
 OP Code: 000201 Type: Generic, 1 cycle  
 Description: (A) = (B)



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry-in to bit 16
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Reset M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5	Reset F register Reset shift counter
ESDTS+	125-M4	F	TLATE	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	125-D8 101-116-F5-F9	Reset AZZZ+ FF Enable adder sum to D register
MMnnF-	142				(SWnnz)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)*	129-J9	101-116-L12	Reset P register
EDPTS+	129-P9	F	TL2	S	(EDPTR+)*	129-J9	101-116-J11	Enable D register into P register
EASTL+	127-P1	F	TLATE*		(GENOP+)(TLATE+)(M01FF-)	127-C3	101-116-A4	Enable A register to adder
EMSL+	127-P11	F	TLATE*		(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A9	Enable M(8-16) to adder
EMSHL+	127-P9	F	TLATE*		(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P7	F	TLATE*		(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A10	Enable M-(8-16) to adder
ENSHL+	127-P8	F	TLATE*		(GENOP+)(TLATE+)(M01FF-)	127-10	101-107-A10	Enable M-(1-7) to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-B6	101-116-F11	Clear D register to ONEs
CLETR-	125-K2	F	TL3	R	(TL3FF+)(GENOP+)(M01FF-)(M09FF+)	125-B1/ A1	101-116-N2	Reset E register
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-F5-F9	Enable adder sum into D register
EBETS+	125-M1	F	TL3	S	(TL3FF+)(GENOP+)(M01FF-)((M09FF+) @ 125-A1)	125-B1	101-116-L3	Enable B register into E register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/ N3	101-116-N12	Reset Y register
CLATR-	122-K8	F	TL4	R	(CLATL+)*	122-G6	101-116-L6	Reset A register
CLBTR-	123-M6	F	TL4	R	(M5G4G-)*	122-G2	101-116-L2	Reset B register
EEATS+	122-P4	F	TL4	S	(M5G4G-)*	122-G2	101-110-J4	Enable E(1-10) into A(1-10)
EEALS+	122-K5	F	TL4	S	(M5G4G-)*	122-G2	111-116-J4	Enable E(11-16) into A(11-16)
EDBTS+	123-P2	F	TL4	S	(M5G4G-)*	123-G2	101-116-J3	Enable D register into B register
FCYEF+	119-G10	F	TL4	L	(Set: (TL4FF+)(EOINS+))	119-C10	119-J10	Enable set FCYLF+ at next TL1FF+
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGS-)	129-D4	101-116-L10	Enable P register into Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-G11	150-A2	Enable set RCYF1+
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle


\*EDPTR+ @ 129-J9 = (FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-) @ 129-E7  
 \*\*TLATE+ = ((TL2FF-)V(TL3FF-)) @ 118-B7  
 \*\*\*CLATL+ @ 122-F7 = (M5G4G-) @ 122-F6 = (GENOB+)(TL4FF+)(M09FF+) @ 123-F2



NOTE: MISSING SIGNALS CAN BE FOUND IN ICA ANALYSIS

ICA  
1 CYCLE  
OP CODE 141340


Instruction: Interchange Halves (ICA)  
OP Code: 141340 Type: G, 1 cycle  
Description: (A)<sub>1-8</sub> → (A)<sub>9-16</sub>  
(A)<sub>9-16</sub> → (A)<sub>1-8</sub>



Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONES
JAMKN-	127-L5	F	TL1	L	[(TLATE+)(ACYEF+)]-	127-C3	127-N5	Implement EIK17-
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	121-A5	Clear shift counter
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1	Clear F register
MMnrF-	142				(SWnn±)(STRB-)	80.04	125-D8	Clear AZZZZ FF
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-J9/M10	101-116-F5-F9	Enable adder sum to D register
EDPTS-	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-J9/M9	101-116-H8	Memory data set into M register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	129-C3	101-116-L12	Clear P register
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-P6	101-116-J11	Enable D register into P register
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE+	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-116-F11	Clear D register to ONES
ENSHL+	127-P8	F	TLATE+	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-116-F5-F9	Enable adder sum to D register
EMSL+	127-P11	F	TLATE+	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-108-A9	Enable M(1-7) to adder
ENSL+	127-P7	F	TLATE+	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-108-A10	Enable M-(1-7) to adder
JAMKN-	127-L5	F	TLATE+	L	(GENOP+)(M01FF+)(M02FF+)	127-L3	109-116-A9	Enable M(8-16) to adder
CLATR-	122-K8	F	TL4	R	(GENOA+)(M11FF+)(TL4FF+)	122-C4	109-116-A10	Enable M-(8-16) to adder
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3	101-116-C9	Force carry network to ZERO
ETALS+	122-P7	F	TL4	S	(GENOA+)(M10FF+)(M11FF+)	122-C4/J7	117-C1-C4-K5	Clear A register
ETAHS+	122-P6	F	TL4	S	(GENOA+)(M09FF+)(M11FF+)	122-C4/J6	101-116-L6	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-N12	Enable D(1-8) into A(9-16)
MEMCI+	126-K12	F	TL1	L	(TL4FF+)(SPMOD-)(IGACY+)	126-F2/J12	101-108-J7	Enable D(9-16) into A(1-8)
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	101-116-L10	Enable P register to Y register
						150-A2	150-A2	Enable memory cycle
						150-A2	150-D2	Start memory cycle






NOTE: MISSING SIGNALS CAN BE  
FOUND IN ICL ANALYSIS

ICL  
1 CYCLE  
OP CODE 141140


Instruction: Interchange and Clear Left Half (ICL)

OP Code: 141140 Type: G, 1 cycle

Description: (A)<sub>1-8</sub> → (A)<sub>9-16</sub>  
0 → (A)<sub>1-8</sub>



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1	Clear F register
							121-A5	Clear shift counter
							125-D8	Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80,04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-J9/M10	101-116-L12	Clear P register
EDPTS-	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-J9/M9	101-116-J11	Enable D register into P register
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)	125-B5	101-116-F5-F9	Enable adder sum to D register
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-108-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	101-108-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	109-116-A9	Enable M(8-16) to adder
ENSLL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-K10	109-116-A10	Enable M-(8-16) to adder
JAMKN-	127-L5	F	TLATE	L	(GENOP+)(M01FF+)(M02FF+)	127-L3	101-116-C9	Force carry network to ZERO
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	129-L3	101-116-A4	Enable A register to adder
CLDTR-	127-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-P6	101-116-F11	Clear D register to ONEs
CLATR-	122-K8	F	TL4	R	(GENOA+)(M11FF+)(TL4FF+)	122-C4	101-116-L6	Clear A register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3	101-116-N12	Clear Y register
ETALS+	122-P7	F	TL4	S	(GENOA+)(M10FF+)(M11FF+)	122-C4/J7	109-116-J7	Enable D register (1-8) into A register (9-16)
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-J11	F	TL1	L	(TL4FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




NOTE: MISSING SIGNALS CAN BE FOUND IN ICR ANALYSIS

Instruction: Interchange and Clear Right Half (ICR)

OP Code: 141240 Type: G, 1 cycle

Description: (A)<sub>9-16</sub> → (A)<sub>1-8</sub>  
0 → (A)<sub>9-16</sub>



Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1	Clear F register
							121-A5	Clear shift counter
							125-D8	Clear AZZZ FF
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(EDPTR+)(MCRST+)	129-J9/M10	101-116-L12	Clear P register
EDPTS-	129-P9	F	TL2	S	(EDPTR+)(MCSET+)	129-J9/M10	101-116-J11	Enable D register into P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	101-108-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	101-108-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	109-116-A9	Enable M(8-16) to adder
ENSLL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	109-116-A10	Enable M-(8-16) to adder
CLDTR-	127-K5	F	TL3	R	(TL3FF+)(ACYLF-)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(T03FF+)(IOGRP-)	125-B5	101-116-F5-F9	Enable adder sum to D register
CLATR-	122-K8	F	TL4	R	(GENOA+)(M11FF+)(TL4FF+)	122-C4	101-116-L6	Clear A register
ETAHS+	122-P6	F	TL4	S	(GENOA+)(M09FF+)(M11FF+)	122-C4/J6	101-108-J7	Enable D(9-16) into A(1-8)
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

Instruction: Inhibit Program Interrupt (INH)

OP Code: 001001 Type: G, 1 cycle

Description: Set machine status to inhibit interrupt

0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L9	101-116-J11	Enable D register to P register
CLPMI	134-A5	F	TL3	S	(GENOB+)(M07FF+)(TL3FF+)(MCSET+)	134-A5	134-F5	Inhibit interrupt
CLYTR-	129-P3	F	TL4	R	(SCZRO-)(TL4FF+)(MCRST+)	129-E1-H3-N3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

FCYEF+

MEMC+  
CLMTR-, CLDTR-  
EPSLL+, EIK17-, CLFTL-  
ESDTS+

MMnnF-  
CLPTR-  
EDPTS+

EASTL+ (SEE NOTE)

CLDTR-  
ESDTS+

INKOP+  
EEALS+  
CLATR-, CLYTR-  
EPYTS+

INK  
1 CYCLE  
OP CODE 000043

Instruction: Input Keys (INK)

OP Code: 000043 Type: G, 1 cycle  
(PM1) → A<sub>3</sub>

Description: (C) → A<sub>1</sub> 0 → (A)<sub>4-11</sub>  
(DP Mode) → A<sub>2</sub> Shift count → (A)<sub>12-16</sub>

0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE-	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE-	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLFTL-	125-K8	F	TL1	L	((ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1, 121-A5 125-D8	Reset F register Reset shift counter Reset AZZZ FF
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Reset M register
CLDTR-	125-K5	F	TL1	R	((ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL1	S	(MCRST+)(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(MCSET+)(SWnn+)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)	129-E7/ L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)	129-E7/ L10	101-116-J11	Enable D register into P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A10	Enable M-(1-7) to adder
EMSL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	107-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A10	Enable M-(8-16) to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(ESDTB-)(MCSET+)	125-C5/ J4	101-116-F5-F9	Enable adder sum to D register
INKOP+	122-P9	F	TL4	L	(GENOB+)(M11FF+)(M15FF+)	122-J9	101-103-N6	CB1TF into A <sub>1</sub> DPMOD into A <sub>2</sub> PMIND into A <sub>3</sub>
EEALS+*	122-K5	A	TL4	L	(GENOB+)(M11FF+)(TL4FF+)	122-C5	111-116-J4	Enable E(11-16) into A(11-16)
CLATR-**	122-K8	A	TL4	R	(GENOB+)(M11FF+)(TL4FF+)	122-C5/ J8	101-116-L6 124-N4	Clear A register
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	128-H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4/ L4	101-116-L10	Enable P register to Y register
MEMC+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY-)	126-F2/ J12	150-C1	Enable set RCYF1+
COXX+	150-D2	F	TL1	L	(MEMC+)(MBSYX-)	150-A2	150-D2	Start memory cycle

\*Applicable only when computer is equipped with Memory Expansion Option.


\*\*Applicable only when computer is equipped with high speed Arithmetic Unit Option.

Instruction: No Operation (NOP)  
 OP Code: 101000 Type: G, 1 cycle  
 Description: No operation

1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
EPSLL+	128-K4				(SKGRP+)	128-J4	101-116-A9	Enable P register to adder
EIK17-	127-P5				(SKGRP+)	127-K6	116-F7-F9	Force carry to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(IOGRP-)(TL3FF+)(MCSET+)	125-B5/J5	101-116-F5-F9	Enable adder sum to D register
CLYTR-	129-P3	F	TL4	R	(ACYLF-)(TL4FF+)(MCRST+)	129-E1/N3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




OTK  
 2 CYCLES  
 OP CODE 171020

Instruction: Output Keys (OTK)

OP Code: 171020 Type: I/O, 2 cycles


Description: A<sub>1</sub> → (C) A<sub>3</sub> → (Ext mode)  
 A<sub>2</sub> → (DP Mode) 0 → E<sub>11</sub>  
 (A)<sub>11-16</sub> = Shift count → (E)<sub>11-16</sub>



Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
ADB07-16	138-11				(DMCCY-)(M FF+)	138-11		(See main frame wire list.)
OTB01-16	138-B/F				(A01FF+) through (A16FF+)	138-C/J		(See main frame wire list.)
EPSLL+	128-K4				(IOGRP+)	128-A5	101-116-A9	Enable P register to adder
SMK09+	122-M10				(SMKXX+)(FCX00+)(ADB07+)	122-J10	122-N8	Enable generate CMK09- Reset E register bit 11
							111-P4	Reset E register bit 11
							112-116-P4	Enable A(11-16) into E(11-16)
							124-F2	Enable reset CB1TF
							136-K10/11	Set/Reset SEXTF*
HOLDM-	128-M9				(IOGRP+)(ACYEF+)	128-L9	128-N9	Inhibit M register clear
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-)	125-B4/J5	101-116-F11	Clear D register to ONES
EIK17-	127-P5	A	TL1	L	(IROS-)(IMAOP-)(MCRST+)	127-A6/F7	116-F7-F9	Force carry to adder
CMK09-	122-P8	A	TL1	L	(ACYLF+)(SUBOP-)	122-N8	117-A1	
ESDTS+	125-M4	A	TL1	S	(SMK09+)(TL1FF+)	125-G2	124-G2	Enable set CB1TF
SETAZ+	125-M7	A	TL1	L	(ACYEF+)(TL1FF+)(JSTOP-)	125-B4/J4	101-116-F5-F9	Enable generate CLETR- Enable adder sum to D register
CLYTR-	129-P3	A	TL4	R	(IRSOP-)(IMAOP-)(MCSET+)	125-L7	125-D7	Set AZZZZ on trailing edge of MCSET
EPYTS+	129-P4	A	TL4	S	(SMKXX-)	129-H3	101-116-N11	Clear Y register
MEMCI+	126-K12	F	TL1	L	(ACYNX-)(TL4FF+)(MCRST+)	129-D4/L4	101-116-L10	Enable P register into Y register
					(PISEX-)(EOINS+)(TL4FF+)			
					(OPGJS-)(MCSET+)(DMCRO-)			
					(TL1FF+)(SPMOD-)(IGACY+)	126-K12	150-K12	Enable Memory Cycle


\*Applicable only when computer is equipped with memory expansion option.




NOTE: MISSING SIGNALS CAN BE  
FOUND IN RCB ANALYSIS

RCB  
1 CYCLE  
OP CODE 140200

Instruction: Reset C to ZERO (RCB)  
OP Code: 140200 Type: G, 1 cycle  
Description: 0 → (C)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONES
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5	Clear F register Clear shift counter
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	125-D8	Clear AZZZ FF
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-F5-F9	Enable adder sum to D register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Memory data set into M register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Clear P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	101-116-A4	Enable D register to P register
JAMKN-	127-L4	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-116-C9 117-D/K	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-107-A9	Jam carry network
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-107-A10	Enable M(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	108-116-A9	Enable M(8-16) to adder
ENSLL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	108-116-A10	Enable M-(8-16) to adder
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CBITF	124-P2	F	TL4	R	(GENOA+)(M09FF+)(M11FF-)(TL4FF+)(DIVOP-)(MCRST+)(SCZRO+)(TL4FF+)(MCRST+)	124-A3	124-P1	Reset CBITF
CLYTR-	129-P3	F	TL4	R	(GENOA+)(M09FF+)(M11FF-)(TL4FF+)(DIVOP-)(MCRST+)(SCZRO+)(TL4FF+)(MCRST+)	129-E1, H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



NOTE: MISSING SIGNALS CAN BE FOUND IN SCB ANALYSIS

SCB  
1 CYCLE  
OP CODE 140600


Instruction: Set C to ONE (SCB)  
OP Code: 140600 Type: G, 1 cycle  
Description: 1 → (C)



Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-K12	101-116-A4	Enable A register to adder
JAMKN-	127-L4	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-116-C9 117-D/K	Jam carry network
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	101-107-A10	Enable M-(1-7) to adder
EMSL+	127-D11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	108-116-A9	Enable M(8-16) to adder
ENSL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(M09FF+)	127-G12/K12	108-116-A10	Enable M-(8-16) to adder
CLDTR-	125-K5	F	TL1	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
CB1TF	124-P2	F	TL4	S	(MCSET+)(GENOA+)(TL4FF+)(M08FF+)(M09FF+)	124-D6	124-P1	Set CB1TF
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX+)	150-A2	150-D2	Start memory cycle





NOTE: REFER TO SKIP INSTRUCTION ANALYSES FOR SPECIFIC CONDITIONS

Common Entry and Exit for Skip Instructions

Instruction:

OP Code:


Type:

1	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---


Description:

Execution Time (μs):


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4				(SKGRP-)V(TLATE-) (FCYEF+)	128-F3/ J4	101-116-A9	Enable P register to adder
EIK17- CLFTL-	127-P5 125-K8	F	TL1	L	(SKGRP-)V(TLATE-) (ICYEF-)(ACYEF-)(TL1FF+)	127-K6 125-A6	116-F7-F9 120-A1 121-A5 125-D8	Force carry to adder Clear F register Clear shift counter Clear AZZZZ FF
CLMTR- CLDTR-	128-P9 125-K5	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+) (ICYEF-)(ACYEF-)(TL1FF+)	128-P8 125-A6	101-116-L9 101-116-F11	Clear M register Clear D register to ONES
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5- F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+) (MEMAC-)(MCRST+)	129-E7/ L10	101-116-J10	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+) (MEMAC-)(MCSET+)	129-E7/ L10	101-116-J11	Enable D register to P register
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONES
ESDTS+	125-M4	F	TL3	S	(IOGRP-)(TL3FF+)(MCSET+)	125-B5	101-116-F5- F9	Enable adder sum to D register
OPGJS+	129-M11				(See Table 2-1 for conditions)		129-D4-D8	Condition satisfied?
CLPTR-	129-M10	F	TL4	R	(OPGJS+)(EOINS+)(TL4FF+) (MCRST+)	129-E8/ L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL4	S	(OPGJS+)(EOINS+)(TL4FF+) (MCSET+)	129-E8/ L9	101-116-J11	Enable D register into P register
CLYTR-	129-P3	F	TL4	R	(ACYLF+)-(TL4FF+)(MCRST+)	129-E1/ H3	101-116-N12	Clear Y register
EDYTS+	129-P1	F	TL4	S	(ACYNX-)(MCSET+)(TL4FF+) (BRREQ-)(OPGJS-)	129-G1/ D4/F5	101-116-J10	Enable D register into Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)(MCSET+)	129-E1/ H3	101-116-L10	Enable P register to Y register
MEMCI+	126-J11	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F2/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle




Instruction: Set Sign Minus (SSM)  
OP Code: 140500 Type: G, 1 cycle  
Description: 1 → (A)<sub>1</sub>




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7/F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L9	101-116-J11	Enable D register to P register
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6/J5	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5/J4	101-116-F5-F9	Enable adder sum to D register
CLAIL+	130-K11	F	TL4	L	(GENOA+)(TL4FF+)(M10FF+)	130-F11	101-L4	Clear A register bit 1
EDAIL+	130-K10	F	TL4	L	(GENOA+)(TL4FF+)(M08FF+)(M10FF+)	130-F10	101-L7	Enable D register bit 1 to A register bit 1
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCH+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
QOXXX+	150-D2	F	TL1	L	(MEMCH+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Set Sign Plus (SSP)  
OP Code: 140100 Type: G, 1 cycle  
Description: 0 → (A)<sub>1</sub>




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	129-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1	Clear F register
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	121-A5	Clear shift counter
MMnnF-	142				(SWnn±)(STRB-)	80.04	125-D8	Clear AZZZ FF
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Enable adder sum to D register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L9	101-116-H8	Memory data set into M register
CLAIL+	130-K11	F	TL4	L	(GENOA+)(TL4FF+)(M10FF+)	129-E1/H3	101-116-L12	Clear P register
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	130-F11	101-116-J11	Enable D register to P register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4/L4	101-L4	Clear A register bit 1
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	129-E1/H3	101-116-N12	Clear Y register
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	126-F12/J12	101-116-L10	Enable P register to Y register
						150-A2	150-A2	Enable memory cycle
						150-A2	150-D2	Start memory cycle




NOTE: MISSING SIGNALS CAN BE FOUND IN TCA ANALYSIS

TCA  
1.5 CYCLES  
OP CODE 140407


Instruction: Two's Complement of A (TCA)  
OP Code: 140407 Type: G, 1.5 cycles  
Description: Two's Complement of (A) → (A)




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P8	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(AZZZZ-)(TLATE+)(GENOP+)(M16FF+)(M02FF+)(M01FF+)	127-C3	101-116-A4	Enable A register to adder
JAMKN-	127-L4	F	TLATE	L	(AZZZZ-)(TLATE+)(GENOP+)(M16FF+)(M02FF+)(M01FF+)	127-C3	101-116-C9 117 D/K	Jam carry network
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5	101-116-F5-F9	Enable adder sum to D register
SETAZ+	125-M7	F	TL3	L	(GENOA+)(TL3FF+)(M08FF+)(M15FF+)	125-A8	125-L8	Set AZZZZ FF
EICTS-	125-K9	F	TL3	S	(GENOA+)(TL3FF+)(M08FF+)(M15FF+)(AZZZZ-)(MCSET+)	125-A9/J9	121-A8 126-F5	Set shift counter to all ONEs generate RPTT2+
RPTT2+	126-G5	F	TL3	S	EICTS-	126-G4	126-G4	Repeat T2
CLATR-	122-K8	F	TL2	R	(GENOA+)(TL2FF+)(AZZZZ+)(MCRST+)	122-A5/H7	101-116-L6	Clear A register
EDAHS+	122-P1	F	TL2	S	[(GENOA+)(TL2FF+)(AZZZZ+)(MCSET+)]	122-A4/J1	101-108-J7	Enable D(1-8) into A(1-8) Enable D(9-16) into A(9-16)
EDALS+	122-P3	F	TL2	S		109-116-J7		
INCSC+	126-P5	F	TL2	L	(FCYEF+)(TL2FF+)	126-J5	121-A4	Increment shift counter
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(AZZZZ+)	127-K10	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(AZZZZ+)	127-K10	101-107-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(AZZZZ+)	127-K10	101-107-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(AZZZZ+)	127-K10	108-116-A9	Enable M(8-16) to adder
ENSLL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)(AZZZZ+)	127-K10	108-116-A10	Enable M-(8-16) to adder
EIK17-	127-P5	F	TLATE	L	(JAMKN-)	127-L4	116-F7	Force carry to adder
CLATR-	122-K8	F	TL4	R	(GENOA+)(M16FF+)(TL4FF+)	122-A2	101-116-L6	Clear A register
EDAHS+	122-P1	F	TL4	S	(GENOA+)(M16FF+)(TL4FF+)	122-A2	101-108-J7	Enable D(1-8) into A(1-8)
EDALS+	122-P3	F	TL4	S	(GENOA+)(M16FF+)(TL4FF+)	122-A2	109-116-J7	Enable D(9-16) into A(9-16)
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Input to A (INA)  
OP Code: 54 Type: I/O, 2 cycles  
Description: (INB) → (A), (IW)<sub>7</sub> = 1  
(INB) V (A) → (A), (IW)<sub>7</sub> = 0




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
MEMCI-	126-G12	F	TL4	L	(IOGRP+)(ACYEF+)	126-C12	126-J12	Block start memory
HOLDM-	128-M9	A			(IOGRP+)(ACYEF+)	128-L9	128-N9	Inhibit M register clear
ADB7-16	138-9/10	A			(ADBST-)(M_FF+)	138-A9	143-XX	Inhibit M register clear (See main frame wire list)
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-)	125-B4	101-116-F11	Clear D register to ONEs
EPSLL+	128-K4	A	TL1	L	(IRSOP-)(IMAOP-)(MCRST+)(IOGRP+)	128-A5	101-116-A9	Enable P register to adder
EIK17-	127-P5	A	TL1	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
ESDTS+	125-M4	A	TL1	S	(ACYEF+)(TL1FF+)(JSTOP-)(RISOP-)(IMAOP-)(MCSET+)	125-B4	101-116-F5-F9	Enable adder sum to D register
DRLIN-	143-B3	A			Function of IO option	125-L11	125-D10	Device ready line
DRFLP-	125-E10	A	TL1	S	(DRFL1-)	125-L11	125-E10	Reset DRFLP+
DRFLP+	125-E9	A	TL1	L	(SMKX-)	134-G9	125-D9	Set DRFLP+
CLPTR-	129-M10	A	TL2	R	(TL2FF+)(IOGRP+)(DRFLP-)(OCPLS-)(MCRST+)	129-E6	101-116-L12	Clear P register
EDPTS+	129-P9	A	TL2	S	(TL2FF+)(IOGRP+)(DRFLP-)(OCPLS-)(MCSET+)	129-E6	101-116-J11	Enable D register to P register
CLDTR-	125-K5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-B7	101-116-F11	Clear D register to ONEs
EIDTS+	125-P6	A	TL3	S	(MCSET+)(RRLIN-)	125-L6	101-116-F4	Enable INB <sub>1-16</sub> to D register
RRLIN+	134-P10	A	TL24	L	(M01FF+)(TL24F+)(DRFLP-)	134-J10	143-D5	Reset ready to device
CLATR-	122-K8	A	TL4	R	(ACYLF+)(TL4FF+)(IOGRP+)(DRFLP-)(M02FF-)(M07FF+)(M01FF+)(MCRST+)	122-C6	101-116-L6	Clear A register if 1W <sub>7</sub> = 1
EDAHs+	122-P1	A	TL4	S	(ACYLF+)(TL4FF+)(IOGRP+)(DRFLP-)(M01FF+)(M02FF-)(MCSET+)	122-C1	101-108-J7	Enable D register to A(1-8)
EDALS+	122-P3	A	TL4	S	(DRFLP-)(M01FF+)(M02FF-)(MCSET+)(ACYLF+)(TL4FF+)(IOGRP+)	122-C1	109-116-J7	Enable D register to A(9-16)
CLYTR-	129-P3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)(DMCRO-)(TL1FF+)(SPMOD-)(IGACY+)	129-D4/L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



Instruction: Output Control Pulse (OCP)


OP Code: 14 Type: I/O, 2 cycles

Description: Set or reset function of specified device




Execution Time (μs): 3.2

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
MEMCI-	126-G12	F	TL4	L	(IOGRP+)(ACYEF+)	126-C12	126-J12	Block start memory
HOLDM-	128-M9				(IOGRP+)(ACYEF+)	128-L9	128-N9	Inhibit M register clear
ADB7-16	138-9/10				(ADBST-)(M FF+)	138-9		(See main frame wire list)
OCPLS-	134-N11				(RESTR-)(ACYEF-)(IOGRP+)	134-A11/ F11	143-B4	Control pulse to device
CLYTR-	129-P3	A	TL4	R	(M01FF-)(M02FF-)	129-H3/ N3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(ACYNX-)(TL4FF+)(MCRST+)	129-D4/ L4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	A	TL1	L	(PISEX-)(EOINS+)(TL4FF+)	126-F12/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(OPGJS-)(MCSET+)(DMCRO-)	150-A2	150-D2	Start memory cycle
					(TL1FF+)(SPMOD-)(IGACY+)			
					(MEMCI+)(MBSYX-)			




OTA/SMK  
2 CYCLES  
OP CODE 74

Instruction: Output from A (OTA)  
OP Code: 74 Type: I/O, 2 cycles  
Description: If ready: (A) → (OTB) and skip  
If not ready: No output and no skip



Execution Time (μs): 3.2


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
MEMCI-	126-G12	F	TL4	L	(IOGRP+)(ACYEF+)	126-L12	126-K12	Block start memory
HOLDM-	128-M9	A			(IOGRP+)(ACYEF+)	128-L9	128-N9	Inhibit M register clear
EPSLL+	128-K4	A			(IOGRP+)	128-A5	101-116-A9	Enable P register to adder
EIK17-	127-P5	A	TL1	L	(TLATE-)	127-K6	116-F7-F9 117-A1	Force carry to adder
ADB7-16	138-9/10	A			(ADBST-)(M <sub>FF</sub> +) (See main frame wire list)	138-A9		
CLDTR-	125-K5	A	TL1	R	(ACYEF+)(TL1FF+)(JSTOP-)	125-B4	101-116-F11	Clear D register to ONEs
ESDTS+	125-M4	A	TL1	S	(IRSOP-)(IMAOP-)(MCRST+)	125-B4	101-116-F5-F9	Enable adder sum to D register
OTB01-16	138-B/F	A			(ACYEF+)(TL1FF+)(JSTOP-)	138-A/E		(See main frame wire list)
SMK01+	134-K12	A			(IRSOP-)(IMAOP-)(MCSET+)	134-F12	143-B5	ADB 7-16 = 0020 <sub>8</sub>
DRLIN-	143-B3	A			(A01FF+) through (A16FF+)			(Set mask)
DRFLP-	125-E10	A	TL1	S	(SMKXX+)(ADB07-)(FCX00+)		125-B11	Device ready line
DRFLP+	125-E9	A	TL1	L	Function of I/O option	125-G11	125-G10	Reset DRFLP+
CLPTR-	129-M10	A	TL2	R	(DRFL1-)	125-G9	125-D9	Set DRFLP+
EDPTS+	129-P9	A	TL2	S	(SMKXX-)	129-E6	101-116-L12	Clear P register
RRLIN-	134-P10	A	TL24	L	(TL2FF+)(IOGRP+)(DRFLP-)	129-E6	101-116-J11	Enable D register to P register
CLYTR-	129-P3	A	TL4	R	(OCPLS-)(MCRST+)	129-E6	101-116-J11	Reset ready to device
EPYTS+	129-P4	A	TL4	S	(TL2FF+)(IOGRP+)(DRFLP-)	129-E6	101-116-J11	Clear Y register
MEMCI+	126-K12	A	TL1	L	(OCPLS-)(MCSET+)	129-E6	101-116-J11	Enable D register to P register
COXXX+	150-D2	F	TL1	L	(M01FF+)(TL24F+)(DRFLP-)	134-J10	143-D5	Reset ready to device
					(ACYNX-)(TL4FF+)(MCRST+)	129-H3/N3	101-116-N12	Clear Y register
					(PISEX-)(EOINS+)(TL4FF+)	129-D4/L4	101-116-L10	Enable P register to Y register
					(OPGJS-)(MCSET+)(DMCRO-)	126-F12/J12	150-A2	Enable memory cycle
					(TL4FF+)(SPMOD-)(IGACY+)	150-A2	150-D2	Start memory cycle
					(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



SKS  
2 CYCLES  
OP CODE 34

Instruction: Skip if Ready Line Set (SKS)  
OP Code: 34 Type: I/O, 2 cycles

Description: If f (device) is satisfied, device is ready and next instruction is skipped.




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
HOLDM- ADB7-16 CLDTR-	128-M9 128-9/10 125-K5	A A A			(IORGP+)(ACYEF+) (ADBST-)(M_FF+) (ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)(MCRST+) (IOGRP+)	128-L9 138-P9 125-B4	128-N9 (See main frame wire list.) 101-116-F11	Inhibit M register clear Clear D register to ONES
EPSLL+	128-K4	A	TL1	L	(ACYLF+)	128-A5	101-116-A9	Enable P register to adder
EIK17-	127-P5	A	TL1	L	(CASOP-)(LSXOP-)(SUBOP-) (ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)(MCSET+)	127-K6	117-A1	Force carry to adder
ESDTS+	125-M4	A	TL1	S	(CASOP-)(LSXOP-)(SUBOP-) (ACYEF+)(TL1FF+)(JSTOP-) (IRSOP-)(IMAOP-)(MCSET+)	125-B4	101-116-D4- D8	Enable adder sum to D register
DRLIN- DRFLP- DRFLP+ CLPTR-	143-B3 125-E10 125-E9 129-M10	A A A A			Function of I/O option (DRFL1-) (SMKXX-) (TL2FF+)(IOGRP+)(DRFLP-) (OCPLS-)(MCRST+)	125-G11 125-G9 129-E6	125-D10 125-G10 101-116-L12	Device ready line Reset DRFLP+ Set DRFLP+ Clear P register
EDPTS+	129-P9	A	TL2	S	(TL1FF+)(IOGRP+)(DRFLP-) (OCPLS-)(MCSET+)	129-E6	101-116-J11	Enable D register to P register
CLYTR-	129-P3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/ N3	101-116-N12	Clear Y register
EPYTS+	129-P4	A	TL4	S	(PISEX-)(EOINS+)(TL4FF+) (OPGJS-)(MCSET+)(DMCRO-) (TL1FF+)(SPMOD-)(IGACY+)	129-D4/ L4	101-116-L10	Enable P register to Y register
MEMCI+ COXXX+	126-K12 150-D2	A F	TL1	L	(MEMCI+)(MBSYX-)	126-F12/ J12 150-A2	150-A2 150-D2	Enable memory cycle Start memory cycle



Common shift instruction entry

Function	Origin	Cyc	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17- CLFTL-	127-P5 125-K8	F F	TLATE TL1	L L	(TLATE-) (ICYEF-)(ACYEF-)(TL1FF+)	127-K6 125-A6	116-F7/F9 121-A5 120-A1 125-D8	Force carry to adder Clear shift counter Clear F register Clear AZZZ FF
CLMTR- CLDTR-	128-P9 125-K5	F F	TL1 TL1	R R	(MCRST+)(HOLDM-)(TL1FF+) (ICYEF-)(ACYEF-)(TL1FF+)	128-P9 125-A6	101-116-L9 101-116-F11	Clear M register Clear D register to ONEs
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnn F-	142				(SWnn+)(STRB-)	80,04	101-116-H8	Memory data set into M register
CLPTR- EDPTS+	129-M10 129-P9	F F	TL2 TL2	R S	(EDPTR+)(MCRST+) (EDPTR+)(MCSET+)	129-J9 129-J9	101-116-L12 101-116-J11	Clear P register Enable D register to P register
EASTL+	127-P1	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-116-A4	Enable A register to adder
EMSHL+	127-P9	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-108-A9	Enable M(1-7) to adder
ENSHL+	127-P8	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	101-107-A10	Enable M-(1-7) to adder
EMSLL+	127-P11	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A9	Enable M(8-16) to adder
ENSLL+	127-P7	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-K10	108-116-A10	Enable M-(8-16) to adder
SETAZ+	125-M7	F	TL3	L	(SHAOP+)(TL3FF+)(AZZZ-)	125-J12	125-D7	Set AZZZ FF
EMCTL+	125-P12	F	TL3	L	(SHAOP+)(TL3FF+)(AZZZ-)	125-J12	121-A11	Enable M register to shift counter
EMCTL- SCZRO-	125-K12 121-M4	F	TL3	L	(SHAOP+)(TL3FF+)(AZZZ-) (SC16F-) through (SC11F-)	125-J12 121-X6	124-G1 126-C4	Clear CB1TF Shift counter equals ZERO
RPTT2+	126-G5	F	TL3	L	NOR of EMC16 through EMC11-	126-F7	118-A4	Repeat TL2 timing level
CLDTR-	125-K5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-B6/ J4	101-116-F11	Clear D register to ONEs
CLETR-	125-K2	F	TL3	R	(TL3FF+)(GENOP+)(M01FF-) (M02FF+)(MCRST+)	125-B1	101-116-N2	Clear E register
ESDTS+	125-M4	F	TL3	S	(TL3FF+)(IOGRP-)(MCSET+)	125-B5/ J4	101-116-F5-F9	Enable adder sum to D register
EBETS+	125-M1	F	TL3	S	(TL3FF+)(GENOP+)(M01FF-) (M02FF+)(MCSET+)	125-B1	101-116-L3	Enable B register to E register
See Page 2-59 for Common Shift Instruction Exit.								





NOTES: 1. THIS INSTRUCTION IDENTICAL TO LGL EXCEPT FOR STATE OF D17DJ


2. MISSING SIGNALS CAN BE FOUND IN ALR ENTRY ANALYSIS

Instruction: Logical Left Rotate (ALR)

OP Code: 0416N Type: SH, 1 + n/2 cycles  
n = no. of shifts




Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CBITF	124-P1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(M10FF-)(D01FF+)(MCSET+)	124-D3	124-P2	Set D1 into CBITF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
D17DJ+	130-G4	F	TL2	L	(SHAOP+)(M09FF+)(M08FF+)(D01FF+)	130-C3	116-J5	Left shift end effect
SLATS+	122-P11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(MCSET+)	124-C11/J11	101-116-J5	Shift left A register
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTE: MISSING SIGNALS CAN BE FOUND IN ALS ENTRY ANALYSIS

Instruction: Arithmetic Left Shift (ALS)  
OP Code: 0415N Type: SH, 1 + n/2 cycles  
n = no. of shifts




Description: 1 A 16 ← 0  
OVF → (C)

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
D17DJ-	130-G4	F	TL2	L	(M08FF+)	130-C3	116-J5	Clear A register bit 16
SLATS+	122-P11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(MCSET+)	122-C11/J11	101-116-J5	Shift left A register
D1 ≠ D2	124-E7	F	TL2	L	See inputs to gate CB1TF-	124-E7	124-P2	Set CB1TF with SHASC+
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTES: 1. THIS INSTRUCTION IDENTICAL TO LGR EXCEPT FOR STATE OF D00DJ  
2. MISSING SIGNALS CAN BE FOUND IN ARR ENTRY ANALYSIS

Instruction: Logical Right Rotate (ARR)  
OP Code: 0406N Type: SH, 1 + n/2 cycles  
n = no. of shifts




Description: 1 A 16 C

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(SHASC+)(M07FF-)(M08FF+)(TL2FF+)(D16FF+)(MCSET+)	124-D4	124-P2	Set D16 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
D00DJ+	130-D1	F	TL2	L	(SHAOP+)(M08FF+)(M09FF+)(D16FF+)	130-A2	101-J6	Right shift end effect
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET+)	122-C12/J12	101-116-J6	Shift right A register
MFG2E-	122-D12	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-C12	124-G1	Clear CB1TF
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTE: MISSING SIGNALS CAN BE FOUND IN ARS ENTRY ANALYSIS

Instruction: Arithmetic Right Shift (ARS)  
OP Code: 0405N Type: Sh, 1 + n/2 cycles  
n = no. of shifts




Description:  $A_1 \rightarrow 2 \text{ A } 16 \rightarrow C$

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(SHASC+)(M07FF-)(M08FF+)(TL2FF+)(D16FF+)(MCSET+)	124-D4	124-P2	Set D16 into CB1TF
MFG2E- CLATR-	122-D12 122-K8	F F	TL2 TL2	L R	(SHASC+)(M07FF-)(TL2FF+) (SHASC+)(TL2FF+)(M07FF-)	122-C12 122-C11/ J8	124-G1 101-116-L6	Clear CB1TF Clear A register
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET+)	122-C12/ J12	101-116-J6	Shift right A register
D00DJ+ D00FF+ R01PA+ G01DJ-	130-D1 130-K8 101-D7 101-C5	F F F F	TL2 TL2 TL2 TL2	L S L L	(M10FF+)(D00FF+) (ESDTS+)(R01PA+)(G01DJ-) (H01DJ-) (EASTL+)(A01FF+)	122-A1 130-F6 101-C7 101-A4	101-J6 130-F6 101-D7 101-C5	Maintain sign bit Extension of D register Adder network OR gate Adder network OR gate
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTES: 1. THIS INSTRUCTION IDENTICAL TO ALR EXCEPT FOR STATE OF D17DJ  
 2. MISSING SIGNALS CAN BE FOUND IN LGL ENTRY ANALYSIS

Instruction: Logical Left Shift (LGL)  
 OP Code: 0414N Type: SH, 1 + n/2 cycles  
 n = no. of shifts  
 Description: C ← 1 A 16 ← 0



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(M10FF-)(D01FF+)(MCSET+)	124-D3	124-P2	Set D1 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
D17DJ-	130-G4	F	TL2	L	(M08FF+)	130-C3	117-J5	Clear A register bit 16
SLATS+	122-P11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(MCSET+)	122-C11/J11	101-116-J5	Shift left A register
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTES: 1. THIS INSTRUCTION IDENTICAL TO ARR EXCEPT FOR STATE OF D00DJ

2. MISSING SIGNALS CAN BE FOUND IN LGR ENTRY ANALYSIS

Instruction: Logical Right Shift (LGR)

OP Code: 0404N Type: Sh, 1 + n/2 cycles  
 n = no. of shifts


Description: 0 → 1 A 16 → C



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 124-D1/D3/D5	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(SHASC+)(M07FF-)(M08FF+)(TL2FF+)(D16FF+)(MCSET+)	124-D4	124-P2	Set D16 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(M07FF-)(TL2FF+)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET+)	122-C12/J12	101-116-J6	Shift right A register
MFG2E-	122-D12	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-C12	124-G1	Clear CB1TF
D00DJ-	130-D1	F	TL2	L	(M10FF-)(M08FF+)	130-A2	101-J6	Clear A register bit 1
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								








NOTES: 1. THIS INSTRUCTION IDENTICAL TO LLL EXCEPT FOR STATE OF EODDJ  
2. MISSING SIGNALS CAN BE FOUND IN LLR ENTRY ANALYSIS

Instruction: Long Left Rotate (LLR)


OP Code: 0412N Type: SH, 1 + n/2 cycles

Description: C 1 A 16 1 B 16 n = no. of shifts



Execution Time (μs): 1.6 + 0.8n



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 123-F4 124-D1/D3	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(M10FF-)(D01FF+)(MCSET+)	124-D3/ K2	124-P2	Set D1 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(MCRST+)	122-C12	101-116-L6	Clear A register
CLBTR-	123-M6	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(M08FF-)(MCRST+)	123-F4/ L6	101-116-L2	Clear B register
D17DJ+	130-G4	F	TL2	L	(ACYLF-)(M08FF-)(M10FF-)(E01FF+)	130-C4	116-J5	Left shift end effect
SLATS+	122-P11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(MCSET+)	122-C11	101-116-J5	Shift left A register
EODDJ+	130-E8	F	TL2	L	(E02FF+)	130-E8	101-J1	Set E2 and B1
SLBTS+	123-P4	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(M08FF-)(MCSET+)	123-F4/ L4	101-116-J1	Shift left B register
EODDJ+	130-D12	F	TL2	L	(SHAOP+)(M09FF+)(D01FF+)	130-A12	116-J1	Set D1 into B16
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								



NOTE: MISSING SIGNALS CAN BE FOUND IN LLS ENTRY ANALYSIS


Instruction: Long Arithmetic Left Shift (LLS)

OP Code: 0411N Type: SH, 1 + n/2 cycles  
 n = no. of shifts




Execution Time (μs): 1.6 + 0.8n

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 123-F4	Shift A register and shift counter not equal to ZERO
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(MCRST+)	122-C12	124-C1/D3	Clear A register
CLBTR-	123-M6	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+)(M08FF-)(MCRST+)	123-F4/L6	101-116-L2	Clear B register
D17DJ+	130-G4	F	TL2	L	(M08FF-)(M10FF+)(E02FF+)	130-C5	116-J5	Left shift end effect
SLATS+	122-P11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(MCSET+)	122-C11	101-116-J5	Shift left A register
EODDJ+	130-E8	F	TL2	L	(ACYLF-)(M10FF+)(E01FF-)	130-C8	101-J1	Set E1 into B1
SLBTS+	123-P4	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+)(M08FF-)(MCSET+)	123-F4/L4	101-116-J1	Shift left B register
EODDJ+	130-D12	F	TL2	L	(M09FF-)(E01FF+)	130-A12	116-J1	Set B16
D1 ≠ D2	124-E7	F	TL2	L	See inputs to gate CB1TF	124-E7	124-P2	Set CB1TF with SHASC+
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTES: 1. THIS INSTRUCTION IDENTICAL TO LRR EXCEPT FOR STATE OF D00DJ  
 2. MISSING SIGNALS CAN BE FOUND IN LRL ENTRY ANALYSIS

Instruction: Long Right Logical Shift (LRL)  
 OP Code: 0400N Type: SH, 1 + n/2 cycles  
 n = no. of shifts



Description: 0 → 1 A 16 → 1 B 16 → C Execution Time (μs): 1.6 + 0.8n

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 123-E4 124-D1/D3	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(TL2FF+)(SHASC+)(M07FF-)(M08FF-)(E16FF+)(MCSET+)	124-D5	124-P2	Set E16 into CB1TF
MFG2E-	122-D12	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-C12	124-G1	Clear CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
CLBTR-	123-M6	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCRST+)	123-F6/L6	101-116-L2	Clear B register
D00DJ-	130-D1	F	TL2	L	(M08FF-)(M09FF-)	130-A2	101-J6	Clear A register bit 1 with SRATS+
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET)	122-C12	101-116-J6	Shift right A register
E0ADJ+	130-E10	F	TL2	L	(M10FF-)D16FF-	130-C11	101-J2	Set D16 into B1
SRBTS+	123-P8	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCSET+)	123-F6/L8	101-116-J2	Shift right B register
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTES: 1. THIS INSTRUCTION IDENTICAL TO LRL EXCEPT FOR STATE OF D00DJ

2. MISSING SIGNALS CAN BE FOUND IN LRR ENTRY ANALYSIS


Instruction: Long Right Rotate (LRR)

OP Code: 0402N Type: SH, 1 + n/2 cycles  
n = no. of shifts



Description: 1 A 16 1 B 16 C


Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 123-E4	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(TL2FF+)(SHASC+)(M07FF-)(M08FF-)(E16FF-)(MCSET+)	124-D5	124-D1/D3	Set E16 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
CLBTR-	123-M6	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCRST+)	123-F6/L6	101-116-L2	Clear B register
D00DJ+	130-D1	F	TL2	L	(SHAOP+)(M08FF-)(M09FF+)(E16FF+)	130-A3	101-J6	Set E16 into A1 with SRATS+
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET+)	122-C12	101-116-J6	Shift right A register
MFG2E-	122-D12	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-C12	124-G1	Clear CB1TF
E0ADJ+	130-E10	F	TL2	L	(M10FF-)(D16FF-)	130-C11	101-J2	Set D16 into B1
SRBTS+	123-P8	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCSET+)	123-F6/L8	101-116-J2	Shift right B register
Common Exit (See Common Exit for Shift Instructions, Page 2-59)								




NOTE: MISSING SIGNALS CAN BE FOUND IN LRS ENTRY ANALYSIS

Instruction: Long Arithmetic Right Shift (LRS)

OP Code: 0401N Type: SH, 1 + n/2 cycles  
n = no. of shifts



Description:



Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
Common Entry (See Common Entry for Shift Instructions, Page 2-46)								
SHASC+	120-P7	F	TL2	L	(SHAOP+)(SCZRO-)	120-L7	122-D11/D12 123-E4	Shift A register and shift counter not equal to ZERO
CB1TF	124-P1	F	TL2	S	(TL2FF+)(SHASC+)(M07FF-)(M08FF-)(E16FF+)(MCSET+)	124-D5	124-D1/D3 124-P2	Set E16 into CB1TF
CLATR-	122-K8	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(MCRST+)	122-C11/J8	101-116-L6	Clear A register
CLBTR-	123-M6	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCRST+)	123-F6/L6	101-116-L2	Clear B register
D00DJ+	130-D1	F	TL2	L	(M10FF+)(D00FF+)	130-A1	101-J6	Maintain sign bit
D00FF+	130-K8	F	TL2	S	(ESDTS+)(R01PA+)(G01DJ-)	130-F6	130-A1	Extension of D register
R01PA+	101-D7	F	TL2	L	(HOLDJ-)	101-C7	101-D7	Adder network OR gate
G01DJ-	101-C5	F	TL2	L	(EASTL+)(A01FF+)	101-A4	101-C5	Adder network OR gate
SRATS+	122-P12	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(MCSET+)	122-C12/J12	101-116-J6	Shift right A register
MFG2E-	122-D12	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-C12	124-G1	Clear CB1TF
E0ADJ+	130-E10	F	TL2	L	(M10FF+)(E01FF-)	130-C11	101-J2	Set E1 into B1
E0BDJ+	130-H1	F	TL2	L	(M10FF+)(D16FF-)	130-F1	102-J2	Set D16 into B2
SRBTS+	123-P8	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-)(M08FF-)(MCSET+)	123-F6/L8	101-116-J2	Shift right B register

Common shift instruction exit


Instruction:

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
INCSC+	126-P5	F	TL2	L	(FCYEF+)(TL2FF+)*	126-L5	121-A4	Increment shift counter
CLYTR-	129-P3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-H3/ N3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(OPGJS-)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/ J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

\*Repeat T3 and T2 as required and enter T4.  
See Page 2-46 for Common Shift Instruction Entry.

TABLE 2-1.  
GENERATING OPGJS+ FOR SPECIFIC SKIP INSTRUCTIONS

Instruction	Op Code	Conditions for SKGRP+	Origin
Skip If C Set (SSC)	101001	(CB1TF+)(M16FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-A10/H10
Skip If C reset (SRC)	100001	[(CB1TF+)(M16FF+)]-(MEMAC-)(SKGRP+)(M07FF-)	129-A10/H11
Skip If A <sub>16</sub> = 1 (SLN)	101100	(A16FF+)(M10FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-A4/H10
Skip If A <sub>16</sub> = 0 (SLZ)	100100	[(A16FF+)(M10FF+)]-(MEMAC-)(M07FF-)	129-A4/H11
Skip If A Minus (SMI)	101400	(A01FF+)(M08FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-A12/H10
Skip If A Plus (SPL)	100400	[(A01FF+)(M08FF+)]-(MEMAC-)(M07FF-)	129-A12/H11
Skip If A Not Zero (SNZ)	101040	(AZERO-)(M11FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-B9/H10
Skip If A Zero (SZE)	100040	[(AZERO-)(M11FF+)]-(MEMAC-)(M07FF-)	129-B9/H11
Skip If Sense Switch 1 is Set (SS1)	101020	(SENS1+)(M12FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-B5/H10
Skip If Sense Switch 1 is Reset (SR1)	100020	[(SENS1+)(M12FF+)]-(MEMAC-)(M07FF-)	129-B5/H11
Skip If Sense Switch 2 is Set (SS2)	101010	(SENS2+)(M13FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-B6/H10
Skip If Sense Switch 2 is Reset (SR2)	100010	[(SENS2+)(M13FF+)]-(MEMAC-)(M07FF-)	129-B6/H11
Skip If Sense Switch 3 is Set (SS3)	101004	(SENS3+)(M14FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-B7/H10
Skip If Sense Switch 3 is Reset (SR3)	100004	[(SENS3+)(M14FF+)]-(MEMAC-)(M07FF-)	129-B7/H11
Skip If Sense Switch 4 is Set (SS4)	101002	(SENS4+)(M15FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-B8/H10
Skip If Sense Switch 4 is Reset (SR4)	100002	[(SENS4+)(M15FF+)]-(MEMAC-)(M07FF-)	129-B8/H11
Skip If Any Sense Switch Set (SSS)	101036	(SENS1+)(M12FF+)V(SENS2+)(M13FF+)V(SENS3+)(M14FF+)V(SENS4+)(M15FF+)^(MEMAC-)(SKGRP+)(M07FF+)	129-B6/B7/B8/H10
Skip If Any Sense Switch Reset (SSR)	100036	[(SENS1+)(M12FF+)V(SENS2+)(M13FF+)V(SENS3+)(M14FF+)V(SENS4+)(M15FF+)]^(MEMAC-)(SKGRP+)(M07FF-)	129-B6/B7/B8/H11
Unconditional Skip (SKP)	100000	(M08FF-) through (M16FF-)(MEMAC-)(SKGRP+)(M07FF-)	129-A3 through A11/H11
Skip If Memory Parity Error (SPS)	101200	(MPEFF-)(M09FF+)(MEMAC-)(SKGRP+)(M07FF+)	129-A1/A2/H10
Skip If No Memory Parity Error (SPN)	100200	(MPEFF-)(M09FF+)(MEMAC-)(SKGRP+)(M07FF-)	129-A1/A2/H11



\*APPLICABLE ONLY FOR EXA INSTRUCTION  
WHEN COMPUTER IS EQUIPPED WITH  
MEMORY EXPANSION OPTION

\*\*APPLICABLE ONLY FOR DXA INSTRUCTION  
WHEN COMPUTER IS EQUIPPED WITH  
MEMORY EXPANSION OPTION

EXA/DXA  
1 CYCLE  
OP CODES 000013/000011


Instruction: Enable Extended Addressing (EXA)  
Disable Extended Addressing (DXA)  
Op Code: 000013 (EXA) Type G, 1 cycle  
000011 (DXA)  
Description: EXA places computer in extend mode.  
DXA restores computer to normal mode.

0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

Execution Time (μs): 1.6

Signal	Origin	Cyc	Time	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-K4	F	TLATE-	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P-register to adder
EIK17-	127-D5	F	TLATE-	L	(TLATE+)	127-K6	116-F7-F9	Force carry to adder
CLFTL-	125-K8	F	TL1	L	(ICYEF-)(ACYEF-) (TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F-register Clear shift counter Clear AZZZZ flip-flop
CLMTR-	128-D9	F	TL1	R	(MCRST+)(HOLDM-) (TL1FF+)	128-P9	101-116-L9	Clear M-register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF+) (TL1FF+)(MCRST+)	125-A6	101-116-F11	Clear D-register to ONEs
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF+) (TL1FF+)(MCSET+)	125-A5	101-116-F5/ F9	Enable adder sum to D-register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M-register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+) (SCZRO+)(MEMAC-) (MCRST+)	129-E7/ L10	101-116-L12	Clear P-register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+) (SCZRO+)(MEMAC-) (MCSET+)	129-E7/ L10	101-116-J11	Enable D-register to P-register
SEXTF+*	136-G2	F	TL4	S	(GENOB+)(TL4FF+) (M13FF+)(M15FF+) (MCSET+)	136-B3/ D4	136-H2	Enable set EXTMD flip-flop at next TL1
SEXTF-**	136-G2	F	TL4	S	(GENOB+)(TL4FF+) (M13FF+)(M15FF+) (MCSET+)	136-B3/ D4	136-H2	Enable set PMIND flip-flop
							136-M2	Enable reset EXTMD flip-flop when next JMP is executed
							136-M2	Enable reset PMIND flip-flop
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+) (MCRST+)	129-E2	101-116-N12	Clear Y-register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+) (TL4FF+)(OPGIS-) (MCSET+)	129-E4	101-116-K11	Enable P-register to Y-register
MEMC1+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-) (IGACY-)	126-F12	150-A2	Enable start memory cycle
COXXX+	150-D2	F	TL1	L	(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle

\*Applicable for EXA instruction only  
\*\*Applicable for DXA instruction only



RMP  
1 CYCLE  
OP CODE 000021

Instruction: Reset Memory Parity Error (RMP)

OP Code: 000021 Type: G, 1 cycle

Description: Resets memory parity indicator

0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16


Execution Time (μs): 1.6

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation
EPSLL+	128-K4	F	TLATE	L	(FCYEF+)(TLATE-)	128-G3	101-116-A9	Enable P register to adder
EIK17-	127-P5	F	TLATE	L	(TLATE-)	127-K6	116-F7-F9	Force carry to adder
CLMTR-	128-P9	F	TL1	R	(MCRST+)(HOLDM-)(TL1FF+)	128-P9	101-116-L9	Clear M register
CLDTR-	125-K5	F	TL1	R	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F11	Clear D register to ONEs
CLFTL	125-K8	F	TL1	L	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	120-A1 121-A5 125-D8	Clear F register Clear shift counter Clear AZZZ FF
ESDTS+	125-M4	F	TL1	S	(ICYEF-)(ACYEF-)(TL1FF+)	125-A6	101-116-F5-F9	Enable adder sum to D register
MMnnF-	142				(SWnn±)(STRB-)	80.04	101-116-H8	Memory data set into M register
CLPTR-	129-M10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCRST+)	129-E7/L10	101-116-L12	Clear P register
EDPTS+	129-P9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZRO+)(MEMAC-)(MCSET+)	129-E7/L10	101-116-J11	Enable D register to P register
RPEFF+	133-E4	F	TL4	S	(GENOB+)(M12FF+)(TL4FF+)(MCSET+)	133-D4	133-G4	Reset memory parity error flip-flop
CLYTR-	129-P3	F	TL4	R	(SCZRO+)(TL4FF+)(MCRST+)	129-E1/H3	101-116-N12	Clear Y register
EPYTS+	129-P4	F	TL4	S	(PISEX-)(EOINS+)(TL4FF+)(OPGJS-)(MCSET+)	129-D4	101-116-L10	Enable P register to Y register
MEMCI+	126-K12	F	TL1	L	(TL1FF+)(SPMOD-)(IGACY+)	126-F12/J12	150-A2	Enable memory cycle
COXXX+	150-D2	F	TL1	L	(MCSET+)(MEMCI+)(MBSYX-)	150-A2	150-D2	Start memory cycle



**SECTION IV**  
**TYPE 316-0110 LOGIC BLOCK DIAGRAMS**

This section contains all logic block diagrams for the Type 316-0110 central processor. These diagrams are tabulated in the contents at the front of this manual.




FRONT  
(PAC SIDE VIEW)

	C	B	A
20	CONN 5 I/O	CONN 6 I/O	CONN 12 DMC
19	CONN 7 PI		CONN 11 DMC
18	CONN 4 MEM		CONN 2 CP CBL 2
17	CONN 3 MEM	CC-344/CC-696 RTC	CONN 1 CP CBL 1
16	CC-558 ML0-MP OR CC-621 IF MP ONLY		
15	CC-869 EXTENDED ADDRESSING		
14	CC-369 B LAMP DRIVER		
13	CC-368 SHIFT REG.		
12	CC-375 H-S-A		
11	CC-401A H-S-A		
10	CC-868 MEMORY		
9	CC-372C REG. CONT.		
8	CC-367 ADB		
7	CC-366A COL. 9-12		
6	CC-364A COL. 1-4		
5	CC-371B CLOCK		
4	CC-370A M REG		
3	CC-365A COL A-D		
2	CC-365 A COL A-D		
1	CC-374A ASR		

- NOTES:**
- 1 702: REAL TIME CLOCK J-0012 CC-344
  - 2 D. M. C. CABLE LOCATIONS
  - 3 PRIORITY INTERRUPT CABLE LOCATION
  - 4 703: HSA
  - 5 704: ASR
  - 6 EXTENDED ADDRESSING OPTION
  - 7 MEM LOCKOUT AND MEM PARITY OPTION
  - 8 708 REAL TIME CLOCK J-1200CC-696

CHK.	REVISIONS	REV.	BY	DATE
			ORIG BY ENG	

P70032793 PARTS LIST		TITLE	
HONEYWELL INC.		H-316-0110	
COMPUTER CONTROL DIVISION Old Connecticut Path, Framingham, Mass.		MF PAC COMP / ALLOC	
DR. P BELBUSTI	DATE 8/22/72	SIZE	DWG NO.
ENG. M OLSEN	8/22/72	C	70032793
APP.		PROJECT NO.	6014
		REV.	A



L.B.D. NO.  
0.101

NOTES:  
 △  
 △  
 △  
 △

CHK	REV	DATE	BY
	A		
	B		
	C		
	D		
	E		
	F		
	G		
	H		
	J		
	K		
	L		
	M		
	N		
	P		

**HONEYWELL**  
 N. C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

TITLE  
 H-316  
 COLUMN No. 1


DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. *[Signature]*

DATE 11-26-68  
 11-26-68  
 7-2-69

SIZE DWG NO. REV.  
 C 70024485 B







NOTES:  
 △  
 △  
 △  
 △

REV.	REVISIONS	CHK	DATE
A			
B			
C			
D			
E			
F			
G			
H			
J			
K			
L			
M			
N			
P			

S.R. 54-3585  
 ECO 7748  
 EXT CHANGES SEE ECO T.A.  
 ECO 8302  
 EXT. CHGS SEE ECO A.K.  
 5/11/70


**HONEYWELL**  
 INC.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL DATE 11-26-68  
 ENG. K. IZBICKI 11-26-68  
 APP. 7-2-69  
 PROJECT NO. 55202

TITLE  
 H-316  
 COLUMN No. 4

SIZE DWG NO.  
 C 70024488

REV.



NOTES:  
 △  
 △  
 △  
 △

REV.	CHG.	REVISIONS
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		
12		

S.R. 54-3595  
 ECO 7748 - B  
 EXT. CHANGES 1/1/74  
 SEE ECO T.A.

**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202


DATE 11-26-68  
 11-26-68  
 7-2-69

TITLE  
 H-316  
 COLUMN No. 5

SIZE DWG. NO. REV.  
 C 70024489 B








L.B.D. NO.  
O.107

NOTES:

- △
- △
- △
- △

REV. A	DATE 11-26-68	HONEYWELL I N C. COMPUTER CONTROL DIVISION Old Connecticut Path, Framingham, Mass.		TITLE H-316 COLUMN No. 7
CHK. S.R. 54-3565	DATE 7-2-69	DR. D. HAMEL	SIZE C	DWG. NO. 10024491
EXT. CHANGES 1/19/70 SEE ECO T.A.	PROJECT NO. 55202	ENG. K. IZBICKI	REV. 1	





NOTES:  
 ▲ THIS PT. IS GND. WITH NO DMC OPTION  
 ▲  
 ▲  
 ▲

CHK.	REVISIONS	REV.	DATE
	1		
	2		
	3		
	4		
	5		
	6		
	7		
	8		
	9		
	10		
	11		
	12		

S.R. 54-3585  
 ECO 778  
 EXT. CHANGES 1/11/68  
 SEE ECO T.A.

**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.


DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. *K. J. Izicki*  
 PROJECT NO. 56202

DATE: 11-26-68  
 DATE: 7-2-69

TITLE  
 H-316  
 COLUMN No. 9

SIZE DWG NO.  
 C 70024493


REV.  
 B



L.B.D. NO. 0,110

NOTES:  
 △  
 △  
 △  
 △

CHK.	REVISIONS	REV.	A	B	C	D	E	F	G	H	J	K	L	M	N	P
#																
S.R. 54-3585																
ECO 778 B EXT. CHANGES SEE ECO T.A.																
HONEYWELL I. N. C. COMPUTER CONTROL DIVISION Old Connecticut Path, Framingham, Mass.																
DR. D. HAMEL DATE 11-26-68																
ENG. K. IZBICKI DATE 11-26-68																
APP. 2 J DATE 7-2-69																
PROJECT NO. 55202																
TITLE H-316 COLUMN No. 10																
SIZE DWG. NO. C 70024494																
REV. B																



L.B.D. NO.  
O.111

NOTES:  
 △  
 △  
 △  
 △

CHK	REVISIONS	REV.	DATE
		A	
		B	
		C	
		D	
		E	
		F	
		G	
		H	
		J	
		K	
		L	
		M	
		N	
		P	

S.R. 54-3586  
 ECO 7748 B  
 EXT CHANGES SEE ECO T.A.


**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL DATE 11-26-68  
 ENG. K. IZBICKI 11-26-68  
 APP. 7-2-69

PROJECT NO. 65202

TITLE  
 H-316  
 COLUMN No. 11

SIZE DWG NO. C 70024495  
 REV. B



NOTES:  
 △  
 △  
 △  
 △

REV.	DATE	BY	CHK.
4	11-26-68	K. IZBICKI	
3	11-26-68		
2	11-26-68		
1	11-26-68		

S.R. 54-3585  
 ECO 7745 B  
 EXT. CHANGES  
 SEE ECO A.T.


**HONEYWELL**  
 IN C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL DATE 11-26-68  
 ENG. K. IZBICKI 11-26-68  
 APP. 7-2-69 7-2-69  
 PROJECT NO. 56202

TITLE  
 H-316  
 COLUMN No. 12

SIZE DWG NO. REV.  
 C 70024496 B





NOTES:  
 △  
 △  
 △  
 △

CHK	REVISIONS	REV.	DATE
		A	
		B	

S.R. 54-3585  
 ECO 7748  
 EXT. CHANGES SEE ECO T.A.

**HONEYWELL**  
 INC.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202


DATE: 11-26-68  
 7-2-69

TITLE  
 H-316  
 COLUMN No. 14

SIZE DWG. NO.  
 C 70024498

REV.  
 B





L.B.D. NO. 0,115

NOTES:  
 △  
 △  
 △  
 △

REV.	REVISIONS
1	AS
2	AS
3	AS
4	AS
5	AS
6	AS
7	AS
8	AS
9	AS
10	AS
11	AS
12	AS


S.R. 54-3985  
 EXT CHANGES SEE ECO T.A. 11/2

**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL DATE 11-26-68  
 ENG. K. IZBICKI 11-26-68  
 APP. 2/1 DATE 2-2-69  
 PROJECT NO. 55202

TITLE  
 H-316  
 COLUMN No. 15

SIZE DWG NO. REV.  
 C 70024499 B



L.B.D. NO. 0,116

NOTES:  
 △  
 △  
 △  
 △

REV.	REVISIONS	CHK	++
A			
B			
C			
D			
E			
F			
G			
H			
J			
K			
L			
M			
N			
P			

S.P. 54-3595  
 ECO 7748 B  
 EXT. CHANGES  
 SEE ECO T.A.


**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202

DATE: 11-26-68  
 DATE: 7-2-69

TITLE  
 H-316  
 COLUMN No. 16

SIZE DWG NO. REV.  
 C 70024500



**NOTES:**

- △ THESE PTS. ARE FLOATING. THIS IS DUE TO THE DOUBLE USAGE OF CC365
- △ THESE PTS. ARE TIED TO THEIR PAC GROUNDS. THIS IS DUE TO THE DOUBLE USAGE OF CC365.
- △
- △

CHK	REVISIONS	REV.	DATE	BY
		A		
		B		

S.R. 54-3585

ECO 7748 B

EXT CHANGES SEE ECO T.A.

**HONEYWELL**  
IN C.

COMPUTER CONTROL DIVISION  
Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL DATE 11-27-68

ENG. K. IZBICKI 4/1/69 11-27-1968


APP. *[Signature]* 4/1/69

PROJECT NO. 55202

TITLE  
H-316  
CARRY NETWORK

SIZE D' NO. C 70024501

REV. B



NOTES:  
 △  
 △  
 △  
 △  
 △

CHK	REVISIONS	REV.	DATE
		A	
		B	

S.R. 54-3585  
 EXT CHANGES SEE ECO TA

**HONEYWELL**  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.


DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202

TITLE  
 H-316  
 TLG & CLOCK

DATE  
 1-9-1969

SIZE DWG NO. REV.  
 C 70024502 B





- [119] FCYLF+ C21
- [106] MO6FF-A GENOP- B33
- [105] MO5FF-A 370 16
- [104] MO4FF-A
- [103] MO3FF-A
- [142] MEMAC- B15
- [119] ACYEF- C29

NOTES:  
 △  
 △  
 △  
 △


REV.	DATE	BY	CHK
A		ORIG BY ENG	

**HONEYWELL**  
 IN C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. P. BELBUSTI DATE 8/22/72  
 ENG. M. OLSEN 8/22/72  
 APP. PROJECT NO. 6014

TITLE  
 H-316-0110  
 F REG & OP DECODE

SIZE DWG NO. REV.  
 C 70032801 A



CHK	REVISIONS	REV.
		A
		B
		C
		D
		E
		F
		G
		H
		I
		J
		K
		L
		M
		N
		O
		P

S.R. 54-3585  
 ECO 774B  
 EXT CHANGES 11/1/70  
 SEE ECO T.A.

**HONEYWELL**  
 INC.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D HAMEL  
 ENG. K IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202

DATE  
 12-20-1968  
 7-2-69


TITLE  
 H-316  
 SHIFT COUNTER

SIZE DWG NO.  
 C 70024505

REV.







NOTES:  
 △  
 △  
 △  
 △

REV.	CHG.	REVISIONS	DATE
A			
B			
C			
D			
E			
F			
G			
H			
J			
K			
L			
M			
N			
P			

S.R. 54-3585  
 ECO 7748  
 EXT CHANGES SEE ECO T.A.  
 ECO 8854  
 EXT. CHGS SEE ECO A.K.  
 8/14/70


**HONEYWELL**  
 INC.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202

DATE: 12-26-1968  
 DATE: 7-2-69

TITLE: H-316 CONTROL LOGIC B

SIZE: C DWG NO. 70024507 REV. C



NOTES:  
 ▲ THIS PT. IS GND WITH NO HSA OPTION.  
 ▲  
 ▲  
 ▲

CHK	REVISIONS	REV.
		A
		1
		2
		3
		4
		5
		6
		7
		8
		9
		10
		11
		12

APG BY ENG


**HONEYWELL**  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. P. BELBUSTI DATE 8/22/72  
 ENG. M. OLSEN 8/22/72  
 APP. PROJECT NO. 6014

TITLE  
 H-316-0110  
 CONTROL LOGIC C

SIZE DWG NO. REV.  
 C 70032803 A





NOTES:  
 △  
 △  
 △  
 △

CHK	REVISIONS	REV.
		A
		B
		C
		D
		E
		F
		G
		H
		J
		K
		L
		M
		N
		P

ORIG BY ENG


**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. P. BELBUSTI DATE 8/22/72  
 ENG. M. OLSEN 8/22/72  
 APP. PROJECT NO. 6014

TITLE  
 H-316-0110  
 CONTROL LOGIC H

SIZE DWG NO. REV.  
 C 70032805 A





- NOTES:**
- 1 THIS PT IS TIED TO GND WITH NO HSA OPTIC N
  - 2 DELETE MO2FF+ AND ADD MO2DJ- WITH EXT ADD OPTION
  - 3 DISCONNECT THIS WIRE IF MLO (316-08) IS INSTALLED
  - 4 THIS GATE INCLUDED ONLY IF EXT ADD OPTION IS INSTALLED

THIS GATE INCLUDED ONLY IF MLO (316-08) IS INSTALLED.

CHK	REVISIONS	REV.
		A
		B
		C
		D
		E
		F
		G
		H
		J
		K
		L
		M
		N
		P

ORIG BY FMS

**HONEYWELL**  
 IN C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.


**TITLE**  
 H-316-0110  
 CONTROL LOGIC MX

DR. P. BELBUSTI DATE 8/22/72  
 ENG. M. OLSEN 8/22/72

APP. PROJECT NO. 6014

SIZE DWG NO. REV.  
 C 70032807 A






L.B.D. NO. 0.130

**NOTES:**

- △
- △
- △
- △

<b>REV.</b>	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P		
<b>CHG.</b>																		
<b>REVISIONS</b>	S.R. 54-3585																	
	ECO 774B EXT. CHANGES SEE ECO T.A.																	
	ECO 10228 S.S.R. 3/6/72																	
	ECO 20583 SEE ECO 9/27/72 T.L.B.																	
<b>HONEYWELL</b>												<b>TITLE</b>						
I.N.C.												H-316						
COMPUTER CONTROL DIVISION												CONTROL LOGIC PY						
Old Connecticut Path, Framingham, Mass.																		
DR. D. HAMEL												DATE						
ENG. K. IZBICKI												1-4-1969						
APP. <i>[Signature]</i>												7-2-69						
PROJECT NO. 55202												SIZE		DWG. NO.			REV.	
												C		70024514			D	





NOTES:  
 ▲ ADD Y02FF- WITH EXT ADD OPTION  
 ▲  
 ▲  
 ▲

REV.	DATE	BY	CHK.
1	1-7-1969	K.I.S.	
2	7-2-69		

S.R. 54-385  
 ECO 7748  
 EXT CHANGES SEE ECO T.A. #12


**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. D. HAMEL  
 ENG. K. IZBICKI  
 APP. [Signature]  
 PROJECT NO. 55202

DATE: 1-7-1969

TITLE: H-316 LAMP DRIVER 1-8

SIZE: C DWG NO. 70024515 REV. B



NOTES:  
 ▲  
 ▲  
 ▲  
 ▲

CHK.	REVISIONS	REV.	DATE
		A	
		B	
		C	
		D	
		E	
		F	
		G	
		H	
		J	
		K	
		L	
		M	
		N	
		P	

S.A. 54-3585  
 ECO 7748 B  
 EXT CHANGES 11/1/57  
 SEE ECO T.A.

**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.


DR. D. HAMEL      DATE  
 ENG. K. IZBICKI      1-4-1969  
 APP. *[Signature]*      7-2-69

PROJECT NO. 55202

TITLE  
 H-316  
 LAMP DRIVER 9-16

SIZE DWG NO. REV.  
 C 70024516 E





△ WHEN SDMC OR HSDMC IS INSTALLED TL2FF+ BECOMES T2DMC-

- NOTES:
- △ THIS PT IS GND WITH NO PI OPTION
  - △ THIS PT IS GND WITH NO RTC OPTION
  - △ THIS PT IS GND WITH NO M.L. OPTION
  - △ WHEN USING SDMC OR HSDMC TL2FF+ BECOMES T2DMC+

CHK.	REVISIONS	REV.
		A
		B
		C
		D

S.R. 54-3585

ECO 7748  
EXT. CHGS SEE ECO T.A. 5/14/70

ECO 8654  
EXT. CHGS SEE ECO A.K. 5/14/70

ECO 986 D  
EXT. CHGS SEE ECO S.S.R. 5/17/71


**HONEYWELL**  
INC.  
COMPUTER CONTROL DIVISION  
Old Connecticut Path, Framingham, Mass.

DR. J.D. GILMARTIN DATE 1-9-69  
ENG. K. IZBICKI DATE 7-2-69  
APP. J.D. GILMARTIN DATE 7-2-69

PROJECT NO. 55202

TITLE  
H-316  
INTERRUPT ADDRESS  
ENCODING

SIZE DWG NO. REV.  
C 70024518



L.B.D. NO. 0.136


NOTES:  
 ▲  
 ▲  
 ▲  
 ▲

CHK	REVISIONS	REV.
		A
		B
		C
		D
		E
		F
		G
		H
		J
		K
		L
		M
		N
		P

CRIG BYENG

HONEYWELL I N C.		TITLE H-316-0611
COMPUTER CONTROL DIVISION Old Connecticut Path, Framingham, Mass		MEMORY EXPANSION
CONTROL LOGIC		
DR. P. BELBUSTI	DATE 8/22/72	
ENG. M OLSEN	8/22/72	
APP.		
PROJECT NO. 6014	SIZE C	DWG NO 70032796
		REV. A





**NOTES:**

- △ ADD Y02FF-WITH EXT. ADD OPTION
- △
- △
- △

CHK	REVISIONS	REV. A	DATE	8/22/72
		ORIG BY ENGR		
HONEYWELL			TITLE	
I N C.			H-316-0110	
COMPUTER CONTROL DIVISION			OUTPUT BUSES	
Old Connecticut Path, Framingham, Mass.				
DR. P. BELBUSTI		DATE 8/22/72		
ENG. M. OLSEN		8/22/72		
APP.		SIZE		DWG NO.
PROJECT NO. 6014		C		70032794
				REV. A

GENERAL CONDITIONS	TL1 (AND TLATE -)	TL2	TL3 (AND TLATE +)	TL4
FCY COMMON	MEMCZ [LOGRP] EPSLL, EIKIT CLFTL, CLRSC, CLDTR, ESOTS CLRAE, CLMAD, CLOOG CLSEX RRC [MASTO] CLMTR	CLPTR, EDPTS [SCERO, MEMCZ] CLXTR, EMXTS [RRC(Y=0)] INCS [SCERO] CLRUN [SCERO, RUNMD]	EMFTL, EYSHL, ENSLL [SETOP] EMSHL, ENSHL [SENOB, MO7] EXSTL [SENOB, MO2, LSK] EPSLL [LOGRP] * CLDTR, ESOTS	EICTS [JST+IRS+IMA+CAS+LOK +OP/LDA+STA+ADD+SUB] E7OSC [MPY] E57SC, SETCB, CLAOL [DIV] CLPTR, EDPTS [E01-JMP] CLYTR, EDYTS [EPYTS, EYLS] CLYTR, EYLS [E01-BRREC] STY16 [MO7-DPMD(LDA+ADD+SUB)]
GENOB MO1, MO2		CLATR, SLATS, CLBTR, SLBTS [SCERO, MO] CLRUN [SCERO, MIB]	EASTL, EMSHL, ENSLL, ENSHL, ENSLL CLRPI [MO7] STRST [MO7, MO6] CLETR, EBETS [MOB+MIO] EICHL, SETAE [AE, MIO(A1+A2)] CLRDP [M14] SETDP [M14, M16] EICTS, SETAE [AE, MIB] RPTT2 [SCERO, NRMOP+A1+A2]	SETPI [MOB] (EFFECTIVE AT NEXT TL) CLATR, EEATS, CLBTR, EDETS [MOB] CLETR, ECETS [MIO] CLATR, EEATS [M11] CLMPE [M12] CLYTR, EPYTS [BRREC]
FCY		CLATR, EDABS, EDALS [SCERO]	EASTL, JANKIN [AE, M12+M16] EASTL, EMSHL, ENSLL [AE+M12, M16] ENSHL, ENSHL EIKIT [M15, M13+C] EICTS, SETAE [AE, MOB, M15] RPTT2 [SCERO]	CLAIL [M10+M14] EDAIL [MOB, M10+M14] CLATR [M11+M15+M16] EDABS [M11, M14+M15+M16] EDALS [M11, M13+M15+M16] ETAHS [M11, MOB] ETALS [M11, M10] CLRCB [MOB, M11] SETCB [MOB, MOB+M10, M12, DOI+MO9(DO#DI)] CLYTR, EPYTS [BRREC]
SKGRP MO1, MO2			EPSLL, EIKIT	CLYTR, EDPTS [SKON] CLYTR, EPYTS [SKON, BRREC]
SHAOP MO1, MO2		CLATR, SRATS, CLRCB [SCERO, MO7] CLATR, SLATS [SCERO, MO7] CLBTR, SLBTS [SCERO, MO7, MO6] CLBTR, SRBTS [SCERO, MO7, MO6] CLRCB [SCERO, M10] SETCB [SCERO, MO7, MO6, DOI+MO7, MOB, D16] RPTT2 [SCERO, MO7, MO6, S16+MO7, M10, D16, D2]	EASTL, EMSHL, ENSLL, ENSHL, ENSLL CLETR, EBETS EMCTL, CLRCB, SETAE [AE] RPTT2 [SCERO]	CLYTR, EPYTS [BRREC]
ICY	MEMCZ EMSHL, ENSLL, EIKIT * EPSLL [CAS] * CLMTR 20--F [BREAK, JADBI, SEXRO, JG063] 24--F [BREAK, IADBI+SEXBR, 10063] EICTS [BREAK]		EMSHL, ENSLL EXSTL [MO2] CLDTR, ESOTS	CLPTR, EDPTS [E01-JMP] CLYTR, EYLS [E01-BRREC] CLYTR, EDYTS [EYLS, IRS, BREAK] STY16 [MO1-DPMD(LDA+ADD+SUB)]
SCERO	MEMCZ EASTL [EX, CAS] EXSTL [LSX] * EPSLL [CAS+JST] * E1B16 [CAS, YO] * EIKIT RRC [STA] CLMTR [LOGRP] ESMTS [RRC(STA+IMA+LSX)] * EDMTS [RRC, STATA+LSX] * SETAO, SETAE [DIV, AO] CLDTR, EBETS [LOGRP, JST, IRS, IMA] CLETR, EBETS [DPMD(LDA+STA+ADD+SUB)] CLSEX	CLPTR, EDPTS [CAS, AE] * CLXTR, EMXTS [RRC(Y=0)] CLATR, EEATS, STMAD [DPMD(LDA+ CLBTR, EDPTS, STDOO [STA+ADD+SUB] CLBTR, EDPTS [MPY, SCIB, SCB, SCB] CLBTR, SDARS [MPY, ISC #701, MAD] CLBTR, SRATS [MPY, MAD] CLBTR, SDBRS [MPY, MAD] INCS [MPY+DIV] CLRCB, CLATR, SLATS [MPY+DIV] EDAO, CLBTR, SLBTS [DIVISC+60(DI+AEZ)] CLRCB, EDAL [DIV, ISC #771, C] CLATR, SLATS [DIV, C] CLBTR, SLBTS [DIV, C] CLATR, EDABS, EDALS [DIVISC=77] STMAD [DIVISC=77] REMOK, DOT	EASTL [ADD+SUB+ERA+CAS+DIV] EMSHL, ENSLL [MPY, B16 #B17] SRSTL [MPY, B16 #B17] EPSSL [JST] EMSHL [LDA+ADD+MPY, B16 #B17+ ENSHL [IMA+IRS+DIV, MAD, AO #MI] ENSHL [CAS(A1+M1)+MPY, B16 #B17+ ENSHL [SUB+DIV, MAD, AO #MI] EIKIT [SUB+IRS+CAS+LSX+MPY+DIV, ENSLL] CLDTR [ANA] ESOTS CLYTR, EBETS [MPY+DIV] CLXTR, EMXTS [LSX] CLRCB [ADD+SUB] CLMAD [MPY] STMAD [SRSTL] CLRAE [MPY] SETAE [MPY, A16] RPTT2 [MPY+DIV, D06]	CLATR, EDABS, EDALS [LDA+ANA+ERA+ADD+SUB] SETCB [DO/DI/ADD+SUB+DIV] SETAE [CAS, DOI+CAS(A1+M1)+D0GONE+IRS, D0GONE] EY16 [LDA+STA+ADD+SUB] STY16 [STA] INCS
ACY	MEMCZ EASTL [EX, CAS, LOGRP] EXSTL [LSX] EPSLL [CAS+IRS+LOGRP] E1B16 [CAS, YO] * EYSHL, EYLS [JST] * JANKIN [ERA] EIKIT RRC [STA+IMA+LSX+JST+IRS] CLMTR [LOGRP] ESMTS [RRC(STA+IMA+LSX)] EDMTS [RRC, STA+IMA+LSX] SETAE [LOGRP, ORLIN] CLDTR, ESOTS [JST, IRS, IMA] CLETR, EBETS [DPMD(LDA+STA+ADD+SUB)] CLSEX	CLPTR, EDPTS [CAS, AE] * CLXTR, EMXTS [RRC(Y=0)] CLATR, EEATS, STMAD [DPMD(LDA+ CLBTR, EDPTS, STDOO [STA+ADD+SUB] CLBTR, EDPTS [MPY, SCIB, SCB, SCB] CLBTR, SDARS [MPY, ISC #701, MAD] CLBTR, SRATS [MPY, MAD] CLBTR, SDBRS [MPY, MAD] INCS [MPY+DIV] CLRCB, CLATR, SLATS [MPY+DIV] EDAO, CLBTR, SLBTS [DIVISC+60(DI+AEZ)] CLRCB, EDAL [DIV, ISC #771, C] CLATR, SLATS [DIV, C] CLBTR, SLBTS [DIV, C] CLATR, EDABS, EDALS [DIVISC=77] STMAD [DIVISC=77] REMOK, DOT	EASTL [ADD+SUB+ERA+CAS+DIV+MPY(B16 #B17)] SRSTL [MPY(B16 #B17)] EPSSL [IRS+LOGRP] EMSHL, EYLS, EIKIT [JST] EMSHL, ENSLL [LDA+ANA+ERA+ADD+SUB+ ENSHL, ENSLL [SUB+CAS(A1+M1)+MPY, B16 #B17+ ENSHL [IMA+IRS+DIV, MAD, AO #MI] EIKIT [IRS, AE+CAS+LSX+ADD+DPMD, DOI+SUB+ CLPTR, EDPTS [CAS, AE+LOGRP, OCP, AE] CLYTR, EMXTS [RRC(Y=0)] CLATR [IMA+DIV, REMOK] EDABS, EDALS [IMA+DIV, REMOK] CLATR, EEATS, STMAD [DPMD(LDA+STA+ CLBTR, EDPTS, STDOO [ADD+SUB+DIV, REMOK]	CLATR, EDABS [LDA+ANA+ERA+ADD+SUB+] EDALS [MPY, MAD+DIV, C] CLATR [IMA, AE, MO7] EDALS, EDALS [IMA, AE] CLATR, SRATS [MPY, MAD] CLBTR, SDBRS [MPY] CLRBI [DPMD(ADD+SUB)] SETCB [DO/DI/ADD+SUB+DIV] SETAE [CAS, DOI+CAS(A1+M1)+D0GONE+IRS, D0GONE] * CLPTR, EDPTS [JST+IRS] CLYTR, EYLS [BRREC] CLYTR, EPYTS [BRREC, JST+IRS] CLYTR, EDYTS [EPYTS, EYLS]


\* REPRESENTS "DON'T-CARE" ACTION

REVISIONS	
S.P. 54-3587	
+	

COMPUTER CONTROL COMPANY, INC. FRAMINGHAM MASS LOS ANGELES 64, CALIF	
DR. D. HAMEL	DATE
ENG. K. IZBICKI	1-14-1969
APP. [Signature]	2-2-69
PROJECT NO. 55202	

TITLE	H-316
ALGORITHMS	
SIZE	DWG NO. 70024520
REV	A





NOTES:  
 ▲ ALL RESISTORS SHOWN ON THIS PAGE ARE ON CCO79 CABLE PAC AIAA17  
 ▲  
 ▲  
 ▲  
 ▲


CHK.	REVISIONS	REV.	DATE
	A		
	B		
	C		
	D		
	E		
	F		
	G		
	H		
	I		
	J		
	K		
	L		
	M		
	N		
	O		
	P		

**HONEYWELL**  
 I N C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. A. KMICINSKI DATE 8/4/70  
 ENG. J. J. ... 8-7-70  
 APP. J. J. ... 8-23-70  
 PROJECT NO. 07201

TITLE  
 H-316  
 CONTROL PANEL  
 316-0/00

SIZE DWG NO. 70030115  
 REV. 140



NOTES:  
 ⚠ RESISTORS SHOWN ON THIS PAGE ARE ON CCO80 PAC A1AA18  
 ⚠ THIS RESISTOR MOUNTED CONTROL PANEL  
 ⚠  
 ⚠

CHK	REVISIONS	REV.	DATE
	A		
	B		
	C		
	D		
	E		
	F		
	G		
	H		
	I		
	J		
	K		
	L		
	M		
	N		
	O		
	P		


**HONEYWELL**  
 I.N.C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

DR. A. KMICINSKI DATE 8/4/70  
 ENG. DATE 8/7/70  
 APP. DATE 8/7/70  
 PROJECT NO. 07201

TITLE: H-316 CONTROL PANEL  
 SWITCHES: 316-0/00  
 SIZE: C  
 DWG NO.: 70030116  
 REV. E







NOTES:  
 △ CONNECTIONS NOT USED WITH FAST RECOVERY AUTO RESTART MODEL 316-1250  
 △  
 △  
 △

CHK	REVISIONS	REV.	DATE
		A	
		B	
		C	
		D	
		E	
		F	
		G	
		H	
		I	
		J	
		K	
		L	
		M	
		N	
		O	
		P	
		Q	
		R	
		S	

**HONEYWELL**  
 IN C.  
 COMPUTER CONTROL DIVISION  
 Old Connecticut Path, Framingham, Mass.

TITLE  
 H-316  
 POWER SUPPLY &  
 POWER DISTRIBUTION

DR. NAME: DATE  
 ENG. K. TZL/CKI 1-8-1969  
 APP. 3/29/72 7-2-69

PROJECT NO. 55202

SIZE DWG NO. REV.  
 C 70024525 E

A10:1  
 80924  
 B2023

from  
 30924-372  
 B1118  
 CC401











FIELD ENGINEERING MANUAL  
USERS' REMARKS FORM

TITLE:

DOC. PART NO. \_\_\_\_\_

DATED \_\_\_\_\_

ERRORS NOTED:

Fold

SUGGESTIONS FOR IMPROVEMENT:

Fold

FROM:

NAME \_\_\_\_\_

COMPANY \_\_\_\_\_ M/S \_\_\_\_\_

TITLE \_\_\_\_\_

ADDRESS \_\_\_\_\_

ZIP \_\_\_\_\_

DATE \_\_\_\_\_

Cut Along Line

FIELD ENGINEERING MANUAL  
USERS' REMARKS FORM

TITLE:

DOC. PART NO. \_\_\_\_\_

DATED \_\_\_\_\_

ERRORS NOTED:

Fold

SUGGESTIONS FOR IMPROVEMENT:

Fold

FROM:

NAME \_\_\_\_\_

COMPANY \_\_\_\_\_ M/S \_\_\_\_\_

TITLE \_\_\_\_\_

ADDRESS \_\_\_\_\_

ZIP \_\_\_\_\_

DATE \_\_\_\_\_

Cut Along Line

**FIRST CLASS**  
PERMIT NO. 39531  
WELLESLEY HILLS  
MA. 02181

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY

HONEYWELL INFORMATION SYSTEMS  
FIELD ENGINEERING DIVISION  
141 NEEDHAM STREET  
NEWTON HIGHLANDS, MA. 02161

ATT'N: FIELD ENGINEERING PUBLICATIONS

**Honeywell**

**FIRST CLASS**  
PERMIT NO. 39531  
WELLESLEY HILLS  
MA. 02181

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY

HONEYWELL INFORMATION SYSTEMS  
FIELD ENGINEERING DIVISION  
141 NEEDHAM STREET  
NEWTON HIGHLANDS, MA. 02161

ATT'N: FIELD ENGINEERING PUBLICATIONS

**Honeywell**