

BiCMOS Bus Interface Logic

Data Book

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

***BiCMOS Bus Interface Logic
Data Book***



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Information contained in this databook supersedes all data for this technology published by TI in the United States of America before September 1988.

Copyright © 1988, Texas Instruments Incorporated

Printed in U.S.A.

INTRODUCTION

The new BiCMOS bus interface family from Texas Instruments can reduce system power consumption by up to 25% while maintaining enhanced speed and output drive. This family's combination of bipolar and CMOS technologies permits high-speed switching and drive currents of 24 or 64 mA for commercial applications and 20 or 48 mA for military applications, which are necessary for the high-capacitive loads and backplanes found in today's systems:

The BiCMOS family of bus interface products is designated SN54/74BCT, which includes latches, buffers, drivers, and transceivers to provide pin-for-pin compatibility for easy upgrades.

Features and benefits include:

- Advanced bipolar performance—supports 25- to 30-MHz cycle times
- Ability to drive high-capacitive loads:
 - 24- or 64-mA output drive current (commercial)
 - 20- or 48-mA output drive current (military)
- Low power consumption—approximately 95% power savings over bipolar devices
- Pin-for-pin compatibility with industry-standard functions

This book provides pertinent technical information on available BCT devices. Additionally, the General Information Section contains an alphanumerical index, functional index, and other useful information.

For more information on Texas Instruments BiCMOS bus interface products, please contact your local TI field sales office or authorized distributor, or call Texas Instruments at 1-800-232-3200.

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

Contents

	<i>Page</i>
Numerical Index	1-3
Functional Index	1-5
Glossary	1-7
Explanation of Function Tables	1-10
D Flip-Flop and Latch Signal Conventions	1-12
Thermal Information	1-13

NUMERICAL INDEX

Device Type	Page No.	Device Type	Page No.		
SN54BCT125	SN74BCT125	2-3	SN54BCT2410	SN74BCT2410	†
SN54BCT126	SN74BCT126	2-3	SN54BCT2411	SN74BCT2411	†
SN54BCT240	SN74BCT240	2-9		SN74BCT2827A	2-73
SN54BCT241	SN74BCT241	2-13		SN74BCT2828A	2-73
SN54BCT244	SN74BCT244	2-17	SN54BCT25240	SN74BCT25240	†
SN54BCT245	SN74BCT245	2-21	SN54BCT25241	SN74BCT25241	†
SN54BCT299	SN74BCT299	†	SN54BCT25244	SN74BCT25244	†
SN54BCT323	SN74BCT323	†	SN54BCT25245	SN74BCT25245	†
SN54BCT373	SN74BCT373	2-25	SN54BCT25620	SN74BCT25620	†
SN54BCT374	SN74BCT374	2-31	SN54BCT25621	SN74BCT25621	†
SN54BCT455	SN74BCT455	†	SN54BCT25622	SN74BCT25622	†
SN54BCT456	SN74BCT456	†	SN54BCT25623	SN74BCT25623	†
SN54BCT533	SN74BCT533	†	SN54BCT25640	SN74BCT25640	†
SN54BCT534	SN74BCT534	†	SN54BCT25641	SN74BCT25641	†
SN54BCT540	SN74BCT540	2-37	SN54BCT25642	SN74BCT25642	†
SN54BCT541	SN74BCT541	2-41	SN54BCT25756	SN74BCT25756	†
SN54BCT543	SN74BCT543	†	SN54BCT25757	SN74BCT25757	†
SN54BCT544	SN74BCT544	†	SN54BCT25760	SN74BCT25760	†
SN54BCT563	SN74BCT563	†	SN54BCT29818	SN74BCT29818	†
SN54BCT564	SN74BCT564	†	SN54BCT29821	SN74BCT29821	†
SN54BCT573	SN74BCT573	†	SN54BCT29822	SN74BCT29822	†
SN54BCT574	SN74BCT574	†	SN54BCT29823	SN74BCT29823	†
SN54BCT620	SN74BCT620	2-45	SN54BCT29824	SN74BCT29824	†
SN54BCT623	SN74BCT623	2-51	SN54BCT29825	SN74BCT29825	†
SN54BCT640	SN74BCT640	2-57	SN54BCT29826	SN74BCT29826	†
SN54BCT646	SN74BCT646	†		SN74BCT29827A	2-79
SN54BCT647	SN74BCT647	†		SN74BCT29828A	2-79
SN54BCT651	SN74BCT651	†		SN74BCT29833	2-85
SN54BCT652	SN74BCT652	†		SN74BCT29834	2-85
SN54BCT657	SN74BCT657	†	SN54BCT29841	SN74BCT29841	†
SN54BCT756	SN74BCT756	†	SN54BCT29842	SN74BCT29842	†
SN54BCT757	SN74BCT757	†	SN54BCT29843	SN74BCT29843	†
SN54BCT760	SN74BCT760	†	SN54BCT29844	SN74BCT29844	†
SN54BCT819	SN74BCT819	†	SN54BCT29845	SN74BCT29845	†
SN54BCT956	SN74BCT956	†	SN54BCT29846	SN74BCT29846	†
SN54BCT957	SN74BCT957	†		SN74BCT29853	2-93
SN54BCT958	SN74BCT958	†		SN74BCT29854	2-93
SN54BCT959	SN74BCT959	†		SN74BCT29861	2-101
SN54BCT2240	SN74BCT2240	2-61		SN74BCT29862	†
SN54BCT2241	SN74BCT2241	2-65		SN74BCT29863	2-105
SN54BCT2244	SN74BCT2244	2-69		SN74BCT29864	†

1
General Information

†For more information on these devices, contact the factory.



LINE DRIVERS AND BUS TRANSCEIVERS

BUFFERS AND DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting Buffers, Drivers	8	'757	▲
		'760	▲
Inverting Buffers, Drivers	8	'756	▲

25-Ω DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting Buffers, Drivers	8	'25757	▲
		'25760	▲
Inverting Buffers, Drivers	8	'25756	▲

BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Quad Buffers/ Drivers with Independent Output Controls	4	'125	▲
		'126	▲
Noninverting Buffers/Drivers	8	'241	●
		'244	●
W/Symmetrical Inputs	8	'541	●
		'240	●
Inverting Buffers/Drivers	8	'540	●
		'2827	●
Noninverting Buffers/Drivers	10	'29827	●
		'2828	●
Inverting Buffers/Drivers	10	'29828	●
		'29828	●

25-Ω LINE DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers	8	True	'25241	▲
W/Symmetrical Inputs		True	'25244	▲
Buffers/Drivers	8	Inverting	'25240	▲

SPECIAL BUFFERS/DRIVERS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers with Parity Checker/ Generator	8	Inverting	'455	▲
		True	'456	▲

BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Transceivers	8	True	'245	●
		Inverting	'620	●
		True	'623	▲
		Inverting	'640	▲
Bus Transceivers with Registers	8	True	'543	▲
		Inverting	'544	▲
		True	'646	▲
		Inverting	'648	▲
Bus Transceivers with Parity Checker/ Generator	8 to 9	True	'651	▲
		Inverting	'652	▲
		True	'29833	●
		Inverting	'29834	●
Transceivers	9	True	'29853	●
		Inverting	'29854	●
	10	True	'29863	●
		Inverting	'29864	▲
Latched Transceivers	8	True	'29861	●
		Inverting	'29862	▲
		True	'956	▲
		Inverting	'957	▲
			'958	▲
			'959	▲

25-Ω BUS TRANSCEIVERS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	PORT CONFIGURATION	DEVICE TYPE	AVAILABLE
Bus Transceivers	8	True	3-B, *e; A = 25 Ω Line Dr. Φ	'25245	▲
Bus Transceivers	8	Inverting	3-State; $\cdot = 25 \Omega$ Line Drive	'25620	▲
			B = 3-State; A = 25 Ω Drive, Open-Collector	'25621	▲
		True	B = 3-State; A = 25 Ω Drive, Open-Collector	'25622	▲
			3-State; A = 25 Ω Line Drive	'25623	▲
Bus Transceivers	8	Inverting	3-State; A = 25 Ω Line Drive	'25640	▲
			B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25641	▲
		Inverting	B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25642	▲

BUFFERS AND LINE DRIVERS/ MOS MEMORY DRIVERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Bus Drivers (Series Resistors)	8	'2240	▲
		'2241	▲
		'2244	▲
Buffers (Series Resistors)	11	'2410	▲
		'2411	▲

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.

FLIP-FLOPS

FLIP-FLOPS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
D-Type, Edge-Triggered	8	True	'374	▲
		Inverting	'534	▲
		Inverting	'564	▲
		True	'574	▲
D-Type	10	True	'29821	▲
		Inverting	'29822	▲

LATCHES AND REGISTERS

LATCHES WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Transparent	8	True	'373	▲
			'573	▲
Transparent	8	Inverting	'533	▲
			'564	▲
Transparent	10	True	'29841	▲
		Inverting	'29842	▲
	9	True	'29843	▲
		Inverting	'29844	▲
	8	True	'29845	▲
		Inverting	'29846	▲

REGISTERS

SHIFT REGISTERS

DESCRIPTION	NUMBER OF BITS	MODES				DEVICE TYPE	AVAILABLE
		S-	S	L	H		
Parallel-In Parallel-Out BiDirectional	8	X	X	X	X	'299	▲
		X	X	X	X	'323	▲

NOTE: Modes: S- = S-R, S = S-L, L = Load, H = Hold

SIGN-PROTECTED REGISTERS

DESCRIPTION	NUMBER OF BITS	MODES				DEVICE TYPE	AVAILABLE
		S-	S	L	H		
Sign-Protected Registers	8	X		X	X	'322	▲

OTHER REGISTERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Pipeline Register	8	'819	▲
Diagnostic/Pipeline Register		'29818	▲
Registers	9	'29823	▲
		'29824	▲
	8	'29825	▲
		'29826	▲

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

- C_i** **Input capacitance**
The internal capacitance at an input of the device.

- C_o** **Output capacitance**
The internal capacitance at an output of the device.

- C_{pd}** **Power dissipation capacitance**
Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):
 $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$.

- f_{max}** **Maximum clock frequency**
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

- I_{CC}** **Supply current**
The current into* the V_{CC} supply terminal of an integrated circuit.

- I_{IH}** **High-level input current**
The current into* an input when a high-level voltage is applied to that input.

- I_{IL}** **Low-level input current**
The current into* an input when a low-level voltage is applied to that input.

- I_{OH}** **High-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

- I_{OL}** **Low-level output current**
The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

- I_{OZ}** **Off-state (high-impedance-state) output current (of a three-state output)**
The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.

- t_a** **Access time**
The time interval between the application of a specified input pulse and the availability of valid signals at an output.

*Current out of a terminal is given as a negative value.

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

1



General Information

t_{dis}	Disable time (of a three-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state. NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$.
t_{en}	Enable time (of a three-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{G}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them, $t_{en} = t_{PHL}$.
t_h	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.
t_{pd}	Propagation delay time The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{PHL}$ or t_{PLH}).
t_{PHL}	Propagation delay time, high-to-low level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
t_{PHZ}	Disable time (of a three-state output) from high level The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.
t_{PLH}	Propagation delay time, low-to-high-level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
t_{PLZ}	Disable time (of a three-state output) from low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.
t_{PZH}	Enable time (of a three-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.
t_{PZL}	Enable time (of a three-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.



t_{su}	Setup time The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
t_w	Pulse duration (width) The time interval between specified reference points on the leading and trailing edges of the pulse waveform.
V_{IH}	High-level input voltage An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
V_{IL}	Low-level input voltage An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
V_{OH}	High-level output voltage The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.
V_{OL}	Low-level output voltage The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state-output
a . . . h	=	the level of steady-state inputs at inputs A through H respectively
Q_0	=	level of Q before the indicated steady-state input conditions were established
\bar{Q}_0	=	complement of Q_0 or level of \bar{Q} before the indicated steady-state input conditions were established
Q_n	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
TOGGLE	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \bar{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

CLEAR	MODE		INPUTS						OUTPUTS				
			CLOCK	SERIAL		PARALLEL				Q _A	Q _B	Q _C	Q _D
	S ₁	S ₀		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S₁ and S₀ are both high then, without regard to the serial input, the data entered at A will be at output Q_A, data entered at B will be at Q_B, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B, the previous levels of Q_B and Q_C are now at Q_C and Q_D respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S₁ is low and S₀ is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A, the previous levels of Q_C and Q_D are now at Q_B and Q_C, respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S₁ is high and S₀ is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The truth table functional tests do not reflect all possible combinations or sequential modes.


D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

D flip-flop and latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called Preset (PRE). An input that causes a \bar{Q} output to go high or a Q output to go low is called Clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits \bar{D} and Q.

In some applications, it may be advantageous to redesignate the data input from D to \bar{D} or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown in parentheses.



The figures show that when Q and \bar{Q} exchange names, the Preset and Clear pins also exchange names. The polarity indicators (∇) on PRE and CLR remain, as these inputs are still active-low, but the presence or absence of the polarity indicator changes at D (or \bar{D}), Q, and \bar{Q} . Pin 5 (Q or \bar{Q}) is still in phase with the data input (D or \bar{D}); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the "small outline" package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the BiCMOS family. In general, the junction temperature for any device can be calculated using Equation 1.

Typical junction temperature can be calculated using Equation 1 directly with typical values of I_{CC} taken from the data sheets and $V_{CC} = 5$ volts. To calculate maximum junction temperature, it is necessary to take into account the spread of I_{CC} values for a population.

Maximum junction temperature for all 54BCT parts can be calculated using Equation 1 with I_{CC} being the maximum value specified on the data sheet and $V_{CC} = 5.5$ volts. In fact, I_{CC} for Series 54 devices at the temperature extremes of -55°C to 125°C will be higher than for a Series 74 device at the temperature extremes of 0°C to 70°C . This is reflected in the limits specified for 74BCT devices, which are less than those specified for 54BCT devices. The BCT family data sheets give a single maximum value for I_{CC} . If that value is used to calculate maximum junction temperature for series 74 devices, an unrealistically high value will result. Instead, Equation 2 can be used. This uses the factor 1.31 to scale the typical value of I_{CC} up to a practical maximum value for process variations and thermal effects.

JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs AIR VELOCITY




FIGURE 1

$$T_J = R_{\theta JA} (V_{CC} \cdot I_{CC} + N \cdot I_{OL} \cdot V_{OL}) + T_A \tag{1}$$

where

- T_J = virtual junction temperature
- $R_{\theta JA}$ = thermal resistance, junction to ambient air
- V_{CC} = supply voltage (5 V for typical, 5.5 V for maximum)
- I_{CC} = supply current
- N = the number of outputs
- I_{OL} = the low-level output current
- V_{OL} = the low-level output voltage
- T_A = the ambient air temperature

$$T_{J_{max}} = R_{\theta JA} (5.5 \cdot 1.31 \cdot I_{CC_{typ}} + N \cdot I_{OL} \cdot V_{OL}) + T_A \tag{2}$$

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

2


BiCMOS Circuits

SN54BCT125, SN54BCT126 SN74BCT125, SN74BCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

D3133, SEPTEMBER 1988

- State of the Art BiCMOS Design Significantly Reduces ICCZ
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT125, SN54BCT126 . . . J PACKAGE
SN74BCT125, SN74BCT126 . . . N PACKAGE
(TOP VIEW)



↑ \bar{G} on 'BCT125; G on 'BCT126

description

These bus buffers feature independent line drivers with three-state outputs. Each 'BCT125 output is disabled when the associated \bar{G} is high, and each 'BCT126 output is disabled when the associated G is low.

The SN54BCT125 and SN54BCT126 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT125 and SN74BCT126 are characterized for operation from -40°C to 85°C .

FUNCTION TABLES

'BCT125
(EACH BUFFER)



INPUTS		OUTPUT
\bar{G}	A	Y
L	H	H
L	L	L
H	X	Z

'BCT126
(EACH BUFFER)

INPUTS		OUTPUT
G	A	Y
H	H	H
H	L	L
L	X	Z

H = high level, L = low level, X = irrelevant

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2



BiCMOS Circuits

PRODUCT PREVIEW

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS**

logic diagrams (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT125, SN54BCT126	96 mA
SN74BCT125, SN74BCT126	128 mA
Operating free-air temperature range: SN54BCT125, SN54BCT126	-55°C to 125°C
SN74BCT125, SN74BCT126	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS**

recommended operating conditions

		SN54BCT125 SN54BCT126			SN74BCT125 SN74BCT126			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage				0.8			V
I _{IK}	Input clamp current				-18			mA
I _{OH}	High-level output current				-12			mA
I _{OL}	Low-level output current				48			mA
T _A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT125 SN54BCT126			SN74BCT125 SN74BCT126			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA	-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4 3.3			V	
		I _{OH} = -12 mA	2 3.2						
		I _{OH} = -15 mA			2	3.1			
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38 0.55					V	
		I _{OL} = 64 mA			0.42	0.55			
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V	0.1			0.1			mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V	20			20			μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V	-1			-1			mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V	50			50			μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V	-50			-50			μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225		-100 -225		mA
I _{CCH}	V _{CC} = 5.5 V,	Outputs open	19			19			mA
I _{CCL}			46			46			
I _{CCZ}			6			6			

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

2

BiCMOS Circuits

PRODUCT PREVIEW

**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS**

†BCT125 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†			UNIT	
			†BCT125			SN54BCT125		SN74BCT125		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	3.3						ns	
t _{PHL}			1.8							
t _{PZH}	G	Y	6.4						ns	
t _{PZL}			7.5							
t _{PHZ}	G	Y	6						ns	
t _{PLZ}			6.7							

†BCT126 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†			UNIT	
			†BCT126			SN54BCT126		SN74BCT126		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	3.3						ns	
t _{PHL}			1.8							
t _{PZH}	G	Y	6.4						ns	
t _{PZL}			7.5							
t _{PHZ}	G	Y	6						ns	
t _{PLZ}			6.7							

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


2

BICMOS Circuits

PRODUCT PREVIEW



**SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126**
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \geq 10$ MHz, $Z_o = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

2

BiCMOS Circuits

PRODUCT PREVIEW

2

BiCMOS Circuits

SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987


- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F240
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT241 and 'BCT244, these devices provide a choice of selected combinations of inverting and non-inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .


SN54BCT240 . . . J PACKAGE
SN74BCT240 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT240 . . . FK PACKAGE
(TOP VIEW)



logic symbol



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


2

BiCMOS Circuits

SN54BCT240, SN74BCT240

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature ranges: SN54BCT240	-55°C to 125°C
SN74BCT240	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54BCT240			SN74BCT240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			48			64	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT240			SN74BCT240			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
I _{CCH}	V _{CC} = 5.5 V,	Outputs open		19	31		19	31	mA
I _{CCL}				46	71		46	71	
I _{CCZ}				6	12		6	12	

†All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			BCT240			SN54BCT240		SN74BCT240		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	1	3.3	4.8	1	6.4	1	5.6	ns
t _{PHL}			0.4	1.8	3.5	0.4	4.5	0.4	4	
t _{PZH}	G	Y	2	6.4	8.6	2	11	2	10	ns
t _{PZL}			2	7.5	9.6	2	11.7	2	11.1	
t _{PHZ}	G	Y	2	6	8	2	9.5	2	8.8	ns
t _{PLZ}			2	6.7	8.7	2	13.1	2	10.6	

2

BiCMOS Circuits

SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed

2

BICMOS Circuits



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


D3057, OCTOBER 1987

- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F241
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT241 . . . J PACKAGE
SN74BCT241 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT241 . . . FK PACKAGE
(TOP VIEW)




description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT244, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE


OUTPUT CONTROL	DATA INPUT	OUTPUT	OUTPUT CONTROL	DATA INPUT	OUTPUT
1G	1A	1Y	2G	2A	2Y
H	X	Z	L	X	Z
L	L	L	H	L	L
L	H	H	H	H	H

2

BiCMOS Circuits

SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature ranges: SN54BCT241	-55°C to 125°C
SN74BCT241	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54BCT241			SN74BCT241			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
I_{IK}	Input clamp current	-18			-18			mA
I_{OH}	High-level output current	-12			-15			mA
I_{OL}	Low-level output current	48			64			mA
T_A	Operating free-air temperature	-55		125	0		70	°C

SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT241			SN74BCT241			UNIT
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2						V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.7	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V, V _I = 5.5 V				0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V				-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V				50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V				-50			-50	μA
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0				-100	-225	-100	-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open	Outputs high		23	40		23	40	mA
I _{CCL}		Outputs low		53	75		53	75	mA
I _{CCZ}		Outputs disabled		4	10		4	10	mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25 °C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [§]				UNIT
			BCT241			SN54BCT241		SN74BCT241		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	1.1	2.5	4.2	0.9	4.8	0.9	4.6	ns
t _{PHL}			1.7	3	4.8	1.3	5.6	1.5	5.4	
t _{PZH}	G or \bar{G}	Y	2	5.7	8.9	2	11.3	2	10.3	ns
t _{PZL}			2	5.2	8.7	2	10.2	2	9.8	
t _{PHZ}	G or \bar{G}	Y	2	5.8	8.2	2	10.1	2	9.7	ns
t _{PLZ}			2	7	9.4	2	13.4	2	11.7	

[§]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


2

BiCMOS Circuits



SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed

2

BICMOS Circuits



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS


SN54BCT244, SN74BCT244

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


D3057, OCTOBER 1987—REVISED SEPTEMBER 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F244
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT244 . . . J PACKAGE
SN74BCT244 . . . DW OR N PACKAGE



SN54BCT244 . . . JK PACKAGE
(TOP VIEW)




description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs.

The SN54BCT244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT244 is characterized for operation from 0°C to 70°C .

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
$1\bar{G}, 2\bar{G}$	A	Y
H	X	Z
L	L	L
L	H	H

SN54BCT244, SN74BCT244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT244	96 mA
SN74BCT244	128 mA
Operating free-air temperature range: SN54BCT244	-55°C to 125°C
SN74BCT244	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54BCT244, SN74BCT244

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT244			SN74BCT244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT244			SN74BCT244			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3		V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA			2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38	0.55				V
		I _{OL} = 64 mA			0.42	0.55		
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-1			-1	mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50			50	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50			-50	μA
I _{OS} [‡]	V _{CC} = 5.5 V, V _O = 0			-100			-225	mA
I _{CCH}	V _{CC} = 5.5 V	Outputs high	23	40	23	40		mA
I _{CCL}		Outputs low	53	80	53	80		mA
I _{CCZ}		Outputs disabled	4	10	4	10		mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C				V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [§]				UNIT
			'BCT244		SN54BCT244		SN74BCT244				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	
t _{PLH}	A	Y	1.2	2.5	4.4	0.9	5.3	0.7	5	ns	
t _{PHL}			1.7	3.2	5	1.4	6	1.4	5.5		
t _{PZH}	G	Y	2	5.7	7.8	2	9	2	8.7	ns	
t _{PZL}			2	5.9	8.1	2	9.4	2	8.9		
t _{PHZ}	G	Y	2	5.4	6.7	2	8	2	7.7	ns	
t _{PLZ}			2	6.1	7.6	2	9.8	2	8.9		

[§]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2
BiCMOS Circuits


SN54BCT244, SN74BCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal condition such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- 3-State Outputs Drive Bus Lines Directly
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Comparable Speed and Improved Power Performance Relative to SN54F245, SN74F245
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

SN54BCT245 . . . J PACKAGE
SN74BCT245 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT245 . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. Implementing the control function minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{G}) can disable the device so that the buses are effectively isolated.

The SN54BCT245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT245 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


ENABLE \bar{G}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

2


BiCMOS Circuits

SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT245	96 mA
SN74BCT245	128 mA
Operating free-air temperature range: SN54BCT245	-55°C to 125°C
SN74BCT245	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

	SN54BCT245			SN74BCT245			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{IK} Input clamp current			-18			-18	mA
I_{OH} High-level output current	A1-A8		-3			-3	mA
	B1-B8		-12			-15	mA
I_{OL} Low-level output current	A1-A8		20			24	mA
	B1-B8		48			64	mA
T_A Operating free-air temperature	-55	125		0	70		°C

SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 5.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT245		SN74BCT245		UNIT
				MIN	TYP†	MAX	MIN	
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_{IK} = -18\text{ mA}$	-1.2		-1.2		V
V_{OH}	Any A	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	2.5	3.4	2.5	3.4	V
			$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3	
	Any B		$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3	
			$I_{OH} = -12\text{ mA}$	2	3.2			
			$I_{OH} = -15\text{ mA}$			2	3.1	
V_{OL}	Any A	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$	0.3 0.5				V
			$I_{OL} = 24\text{ mA}$			0.35	0.5	
	Any B		$I_{OL} = 48\text{ mA}$	0.38 0.55				
			$I_{OL} = 64\text{ mA}$			0.42	0.55	
I_I^{\ddagger}	A and B	$V_{CC} = 5.5\text{ V}$	$V_I = 5.5\text{ V}$	1		1		mA
	DIR and \bar{G}	$V_{CC} = 5.5\text{ V}$	$V_I = 5.5\text{ V}$	0.1		0.1		
I_{IH}^{\ddagger}	A and B	$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$	70		70		μA
	DIR and \bar{G}			20		20		
I_{IL}	A and B	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$	-0.65		-0.65		mA
	DIR and \bar{G}			-1.2		-1.2		
I_{OS}^{\S}	Any A	$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-60	-150	-60	-150	mA
	Any B			-100	-225	-100	-225	
I_{CCH}		$V_{CC} = 5.5\text{ V}$,	See Note 1	36	57	36	57	mA
I_{CCL}		$V_{CC} = 5.5\text{ V}$,	See Note 1	57	90	57	90	
I_{CCZ}		$V_{CC} = 5.5\text{ V}$		10	15	10	15	
C_{in}	\bar{G} and DIR	$V_{CC} = 5\text{ V}$,	$V_I = 2.5\text{ V}$ or 0.5 V	7		7		pF
C_{IO}	A to B			9		9		
C_{IO}	B to A			12		12		

†All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed 10 ms.

NOTE 1: I_{CCH} and I_{CCL} are measured in the A to B mode.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5\text{ V}$ to 5.5 V , $C_L = 50\text{ pF}$, $R_1 = 500\ \Omega$, $R_2 = 500\ \Omega$, $T_A = \text{MIN to MAX}$			UNIT	
			'BCT245			SN54BCT245		SN74BCT245		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	B or A	1	4.4	6	1	7.2	1	7	ns
t_{PHL}			1.5	4.8	6.6	1.5	7.6	1.5	7	
t_{PZH}	\bar{G}	A or B	1.5	8	9.4	1.5	11.2	1.5	10.9	ns
t_{PZL}			1.5	8	10.2	1.5	11.8	1.5	11.6	
t_{PHZ}	\bar{G}	A or B	1.5	5.8	8.3	1.5	9.7	1.5	9.3	ns
t_{PLZ}			1.5	5.1	7.8	1.5	9.6	1.5	9.1	

2

BiCMOS Circuits



SB54BCT245, SN74BCT245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS


D3145, SEPTEMBER 1988

- 8-Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- State of the Art BiCMOS Design Significantly Reduces I_{CC}
- Comparable Speed and Improved Power Performance Relative to 54F/74F373
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

SN54BCT373 . . . J PACKAGE
SN74BCT373 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT373 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OC}	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'BCT373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.


A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (\overline{OC}) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54BCT373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT373 is characterized for operation from 0°C to 70°C .


SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12
Pin numbers shown are for DW, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature range: SN54BCT373	-55°C to 125°C
SN74BCT373	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2

BICMOS Circuits

PRODUCT PREVIEW

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT373			SN74BCT373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage							V
I _{IK}	Input clamp current	0.8			0.8			V
I _{OH}	High-level output current	-18			-18			mA
I _{OL}	Low-level output current	-12			-15			mA
I _{OL}	Low-level output current	48			64			mA
T _A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT373		SN74BCT373		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2		V	
V _{OH} ‡	V _{CC} = 4.5 V	I _{OH} = -3 mA		2.4	3.3	V	
		I _{OH} = -12 mA		2	3.2		
		I _{OH} = -15 mA		2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55	V	
		I _{OL} = 64 mA			0.42		0.55
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50	50	μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50	-50	μA	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V					mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20	20	μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6	-0.6	mA	
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-100		-225	-100	-225	mA
I _{CCL}	V _{CC} = 5.5 V			37	37	mA	
I _{CCH}	V _{CC} = 5.5 V			2	2	mA	
I _{CCZ}	V _{CC} = 5.5 V			3.5	3.5	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'BCT373		SN54BCT373		SN74BCT373		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{SU}	Setup time, Data before enable C							ns
t _H	Hold time, Data before enable C							ns
t _W	Pulse duration, Enable C high							ns

† For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BiCMOS Circuits

PRODUCT PREVIEW

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA MIN to MAX†			UNIT	
			'BCT373			SN54BCT373		SN74BCT373		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
tPLH	D	Any \bar{Q}		4.8					ns	
tPHL	D	Any \bar{Q}		6.2					ns	
tPLH	C	Any \bar{Q}		5					ns	
tPHL	C	Any \bar{Q}		5.2					ns	
tPZH	\bar{OC}	Any \bar{Q}		6.5					ns	
tPZL	\bar{OC}	Any \bar{Q}		7.7					ns	
tPHZ	\bar{OC}	Any \bar{Q}		4.6					ns	
tPLZ	\bar{OC}	Any \bar{Q}		3.7					ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


2

BICMOS Circuits

PRODUCT PREVIEW

SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: PRR \geq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 2.5$ ns, $t_f = 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

2
BiCMOS Circuits
PRODUCT PREVIEW

2


BICMOS Circuits

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D3130, SEPTEMBER 1988

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- State of the Art BiCMOS Design Significantly Reduces ICC
- Comparable Speed and Improved Power Performance Relative to 54F/74F374
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

SN54BCT374...J PACKAGE
SN74BCT374...DW OR N PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
OC	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q _O
L	H	X	Q _O
L	↓	X	Q _O
H	X	X	Z

description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (\overline{OC}) does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT374 is characterized for operation from 0°C to 70°C .

2

BiCMOS Circuits

PRODUCT PREVIEW

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS
INSTRUMENTS


Copyright © 1988, Texas Instruments Incorporated

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


2-31

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, or N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature range: SN54BCT374	-55°C to 125°C
SN74BCT374	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2

BICMOS Circuits

PRODUCT PREVIEW

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54BCT374			SN74BCT374			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT374		SN74BCT374		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3	V
		I _{OH} = -12 mA	2	3.2				
		I _{OH} = -15 mA				2	3.1	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55			V
		I _{OL} = 64 mA				0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50		50	μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V			-50		-50	μA
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V						mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V			20		20	μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6		-0.6	mA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100	-225	mA
I _{CCL}	V _{CC} = 5.5 V					37		mA
I _{CCH}	V _{CC} = 5.5 V					2		mA
I _{CCZ}	V _{CC} = 5.5 V					3.5		mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

timing requirements

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX†				UNIT
		'BCT374		SN54BCT374		SN74BCT374		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency							MHz
t _{su}	Setup time, Data before CLK†							ns
t _h	Hold time, Data before CLK†							ns
t _w	Pulse duration, CLK high							ns

† For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2

BiCMOS Circuits

PRODUCT PREVIEW

SN54BCT374, SN74BCT374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A MIN to MAX†			UNIT	
			'BCT374			SN54BCT374		SN74BCT374		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			125						MHZ	
t _{PLH}	CLK	Q	6.5						ns	
t _{PHL}	CLK	Q	6.2						ns	
t _{PZH}	\overline{OC}	Q	6.9						ns	
t _{PZL}	\overline{OC}	Q	8						ns	
t _{PHZ}	\overline{OC}	Q	6.7						ns	
t _{PLZ}	\overline{OC}	Q	4.3						ns	

† For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


2

BICMOS Circuits

PRODUCT PREVIEW

SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BICMOS Circuits

SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3125, JULY 1988

- State of the Art BiCMOS Design Significantly Reduces ICCZ
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either $\overline{G1}$ or $\overline{G2}$ is high, all eight outputs are in the high-impedance state.

The SN54BCT540 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT540 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS			OUTPUT
$\overline{G1}$	$\overline{G2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

Z = High Impedance


SN54BCT540 . . . J PACKAGE
SN74BCT540 . . . DW OR N PACKAGE

(TOP VIEW)



SN54BCT540 . . . FK PACKAGE

(TOP VIEW)




2


BiCMOS Circuits

SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT540	96 mA
SN74BCT540	128 mA
Operating free-air temperature range: SN54BCT540	-55°C to 125°C
SN74BCT540	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT540			SN74BCT540			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-12			-15			mA
I_{OL} Low-level output current	48			64			mA
T_A Operating free-air temperature	-55	125		0	70		°C

SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54BCT540			SN74BCT540			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$	-1.2			-1.2			V
V_{OH}	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -3 \text{ mA}$	2.4	3.3	2.4	3.3	V	
		$I_{OH} = -12 \text{ mA}$	2	3.2				
		$I_{OH} = -15 \text{ mA}$			2	3.1		
V_{OL}	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 48 \text{ mA}$	0.38	0.55			V	
		$I_{OL} = 64 \text{ mA}$			0.42	0.55		
I_{OZH}	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.7 \text{ V}$	50			50			μA
I_{OZL}	$V_{CC} = 5.5 \text{ V}$, $V_O = 0.5 \text{ V}$	-50			-50			μA
I_I	$V_{CC} = 5.5 \text{ V}$, $V_I = 5.5 \text{ V}$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$	20			20			μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$	-0.6			-0.6			mA
I_{OS}^{\S}	$V_{CC} = 5.5 \text{ V}$, $V_O = 0$	-100		-225	-100		-225	mA
I_{CCL}	$V_{CC} = 5.5 \text{ V}$	45	71		45	71	mA	
I_{CCH}	$V_{CC} = 5.5 \text{ V}$	20	30		20	30	mA	
I_{CCZ}	$V_{CC} = 5.5 \text{ V}$	3	6		3	6	mA	
C_i	$V_{CC} = 5 \text{ V}$, $V_I = 2.5 \text{ V}$ or 0.5 V	5			5			pF
C_o	$V_{CC} = 5 \text{ V}$, $V_I = 2.5 \text{ V}$ or 0.5 V	10			10			

†For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

§Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}^\dagger$				UNIT
			'BCT540			SN54BCT540		SN74BCT540		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	2.5	4.1	5.8	1.9	7.2	2	6.9	ns
t_{PHL}	A	Y	0.6	1.9	3.5	0.3	4.5	0.3	4	ns
t_{PZH}	\bar{G}	Y	4.8	6.8	8.9	4.1	10.4	4.1	10.1	ns
t_{PZL}	\bar{G}	Y	6	8	10	5.3	11.8	5.3	11.3	ns
t_{PHZ}	\bar{G}	Y	3.5	5.7	7.8	2.7	9.4	2.7	9	ns
t_{PLZ}	\bar{G}	Y	3.8	5.5	7.4	3.5	8.9	3.5	8.5	ns

†For conditions specified as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

2
BiCMOS Circuits

SN54BCT540, SN74BCT540
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed

2

BICMOS Circuits



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


D3126, JULY 1988

- State of the Art BiCMOS Design Significantly Reduces I_{CCZ}
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT541 . . . J PACKAGE
SN74BCT541 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT541 . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either $\overline{G1}$ or $\overline{G2}$ is high, all eight outputs are in the high-impedance state.

The SN54BCT541 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT541 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{G1}$	$\overline{G2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z


Z = High Impedance




BiCMOS Circuits

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Current into any output in the low state: SN54BCT541	96 mA
SN74BCT541	128 mA
Operating free-air temperature range: SN54BCT541	-55°C to 125°C
SN74BCT541	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54BCT541			SN74BCT541			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			48			64	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54BCT541			SN74BCT541			UNIT	
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA	-1.2			-1.2			V	
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA			2.4	3.3	2.4	3.3	V
		I _{OH} = -12 mA			2	3.2			
		I _{OH} = -15 mA					2	3.1	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.38	0.55			V
		I _{OL} = 64 mA					0.42	0.55	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V				50			μA	
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V				-50			μA	
I _I	V _{CC} = 5.5 V, V _I = 5.5 V				0.1			mA	
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			μA	
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V				-0.6			mA	
I _{OS} [§]	V _{CC} = 5.5 V, V _O = 0	-100			-225			mA	
I _{CCL}	V _{CC} = 5.5 V	47			72			mA	
I _{CCH}	V _{CC} = 5.5 V	27			40			mA	
I _{CZ}	V _{CC} = 5.5 V	5			7			mA	
C _i	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V	5			5			pF	
C _o	V _{CC} = 5 V, V _I = 2.5 V or 0.5 V	10			10				

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'BCT541			SN54BCT541		SN74BCT541		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	Y	2.1	3.7	5.3	1.7	6.3	1.7	6	ns
t _{PHL}	A	Y	3.7	5.5	7.5	3.2	8.7	3.4	8.2	ns
t _{PZH}	\bar{G}	Y	5.3	7.2	9.3	4.4	11	4.6	10.7	ns
t _{PZL}	\bar{G}	Y	6	8	10.4	5.4	12.4	5.4	11.5	ns
t _{PHZ}	\bar{G}	Y	3.5	5.6	7.6	3	9.1	3	8.6	ns
t _{PLZ}	\bar{G}	Y	3.4	5.2	7.2	3	9.4	3	8.6	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.


[§]Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

2

BiCMOS Circuits

SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION





SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL	Open
tpZH	Open
tpZL	Closed
tPHZ	Open
tPLZ	Closed

2

BICMOS Circuits



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT620, SN74BCT620 OCTAL BUS TRANSCEIVERS


SEPTEMBER 1987

- State of the Art BiCMOS Design Reduces ICCZ by Approximately 90%
- Functionally Equivalent to 54F620 and 74F620
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT620 . . . J PACKAGE
SN74BCT620 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT620 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{\text{GBA}}$	GAB	BCT620
L	L	$\overline{\text{B}}$ data to A bus
H	H	$\overline{\text{A}}$ data to B bus
H	L	Isolation
L	H	$\overline{\text{B}}$ data to A bus
L	H	$\overline{\text{A}}$ data to B bus

description

These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ($\overline{\text{GBA}}$ and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of $\overline{\text{GBA}}$ and GAB. Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines (16 in all) will remain at their last states.


The SN54BCT620 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT620 is characterized for operation from 0°C to 70°C .

2


BiCMOS Circuits

SN54BCT620, SN74BCT620 OCTAL BUS TRANSCEIVERS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (I/O ports)	-0.5 V to 5.5 V
Input voltage (excluding I/O ports)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature range: SN54BCT620	-55°C to 125°C
SN74BCT620	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54BCT620, SN74BCT620 OCTAL BUS TRANSCEIVERS

recommended operating conditions

		SN54BCT620			SN74BCT620			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current	Any A		-3			-3	mA
		Any B		-12			-15	mA
I _{OL}	Low-level output current	Any A		20			24	mA
		Any B		48			64	mA
T _A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT620		SN74BCT620		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		V
V _{OH}	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
			I _{OH} = -3 mA	2.4	3.3	2.4	3.3	V
	Any B	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3	V
			I _{OH} = -12 mA	2	3.2			V
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.3	0.5		V
			I _{OL} = 24 mA				0.35	0.5
	Any B	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55		V
			I _{OL} = 64 mA				0.42	0.55
I _I	A and B	V _{CC} = 5.5 V,	V _I = 5.5 V			1.0		mA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1		mA
I _{IH} ‡	A and B	V _{CC} = 5.5 V,	V _I = 2.7 V			70		μA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 2.7 V			20		μA
I _{IL} ‡	A and B	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.65		mA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.60		mA
I _{OS} §	Any A	V _{CC} = 5.5 V,	V _O = 0	-60		-150		mA
	Any B	V _{CC} = 5.5 V,	V _O = 0	-100		-225		mA
I _{CCH}		V _{CC} = 5.5 V,	See Note 1	23	37	23	37	mA
I _{CCL}		V _{CC} = 5.5 V,	See Note 1	53	84	53	84	mA
I _{CCZ}		V _{CC} = 5.5 V		4	10	4	10	mA

† All typical values are at V_{CC} = 5 V, T_A = 25 °C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 1: I_{CCH} and I_{CCL} are measured in the A to B mode.

2

BiCMOS Circuits


SN54BCT620, SN74BCT620 OCTAL BUS TRANSCEIVERS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX [†]				UNIT
			'BCT620			SN54BCT620		SN74BCT620		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	1	3.4	4.8	1	6.2	1	5.4	ns
t _{PHL}			0.3	1.9	3.3	0.3	3.7	0.3	3.5	
t _{PLH}	B	A	1.2	4.1	5.7	1.2	7.5	1.2	6.7	ns
t _{PHL}			0.3	2	3.5	0.3	3.8	0.3	3.7	
t _{PZH}	G _{BA}	A	1.7	7.2	9	1.7	11.2	1.7	10.4	ns
t _{PZL}			2.7	7.6	9.4	2.7	11.4	2.7	10.8	
t _{PHZ}	G _{BA}	A	1.2	5.3	7.2	1.2	8.7	1.2	8	ns
t _{PLZ}			1	4.4	5.9	1	8	1	6.6	
t _{PZH}	G _{AB}	B	2.5	5.3	6.7	2.5	7.6	2.5	7.3	ns
t _{PZL}			3.2	6.1	7.6	3.2	8.7	3.2	8.4	
t _{PHZ}	G _{AB}	B	1.7	5.2	6.8	1.7	8.4	1.7	7.8	ns
t _{PLZ}			1	3.7	5.7	1	6.8	1	6.3	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.

FIGURE 1. SWITCHING CHARACTERISTICS

2


BiCMOS Circuits

SN54BCT623, SN74BCT623 OCTAL BUS TRANSCEIVERS


D3057, SEPTEMBER 1988

- State-of-the-Art BiCMOS Design Reduces I_{CCZ} by Approximately 90%
- Functionally Equivalent to SN54F623 and SN74F623
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT623 . . . J PACKAGE
SN74BCT623 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT623 . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of GBA and GAB. Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54BCT623 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT623 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\bar{G}BA$	GAB	
L	L	B data to A bus
H	H	A data to B bus
H	L	Isolation
L	H	B data to A bus
L	H	A data to B bus


2

BiCMOS Circuits


PRODUCT PREVIEW

SN54BCT623, SN74BCT623 OCTAL BUS TRANSCEIVERS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

PRODUCT PREVIEW

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (I/O ports)	-0.5 V to 5.5 V
Input voltage (excluding I/O ports)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature range: SN54BCT623	-55°C to 125°C
SN74BCT623	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54BCT623, SN74BCT623 OCTAL BUS TRANSCEIVERS

recommended operating conditions

		SN54BCT623			SN74BCT623			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage	0.8			0.8			V	
I _{IK}	Input clamp current	-18			-18			mA	
I _{OH}	High-level output current	Any A	-3		-3		mA		
		Any B	-12		-15		mA		
I _{OL}	Low-level output current	Any A	20		24		mA		
		Any B	48		64		mA		
T _A	Operating free-air temperature	-55		125		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT623		SN74BCT623		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA	-1.2		-1.2		V
V _{OH}	Any A	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.5	3.4	2.5	3.4	V
			I _{OH} = -3 mA	2.4	3.3	2.4	3.3	V
	Any B	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3	2.4	3.3	V
			I _{OH} = -12 mA	2	3.2			V
V _{OL}	Any A	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.3		0.5		V
			I _{OL} = 24 mA			0.35		0.5
	Any B	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38		0.55		V
			I _{OL} = 64 mA			0.42		0.55
I _I	A and B	V _{CC} = 5.5 V,	V _I = 5.5 V	1.0		1.0		mA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 5.5 V	0.1		0.1		mA
I _{IH} ‡	A and B	V _{CC} = 5.5 V,	V _I = 2.7 V	70		70		μA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 2.7 V	20		20		μA
I _{IL} ‡	A and B	V _{CC} = 5.5 V,	V _I = 0.5 V	-0.65		-0.65		mA
	GAB or $\overline{\text{G}}\text{BA}$	V _{CC} = 5.5 V,	V _I = 0.5 V	-0.60		-0.60		mA
I _{OS} §	Any A	V _{CC} = 5.5 V,	V _O = 0	-60	-150	-60	-150	mA
	Any B	V _{CC} = 5.5 V,	V _O = 0	-100	-225	-100	-225	mA
I _{CCH}		V _{CC} = 5.5 V,	See Note 1	23		23		mA
I _{CCL}		V _{CC} = 5.5 V,	See Note 1	53		53		mA
I _{CCZ}		V _{CC} = 5.5 V		4		4		mA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 1: I_{CCH} and I_{CCL} are measured in the A-to-B mode.

2

BiCMOS Circuits

PRODUCT PREVIEW

**SN54BCT623, SN74BCT623
OCTAL BUS TRANSCEIVERS**

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX†				UNIT
			'BCT623			SN54BCT623		SN74BCT623		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	B	3.5							ns
tPHL			2							
tPLH	B	A	4							ns
tPHL			2							
tPZH	G̅BA	A	7							ns
tPZL			7.5							
tPHZ	G̅BA	A	5.5							ns
tPLZ			4.5							
tPZH	GAB	B	5.5							ns
tPZL			6							
tPHZ	GAB	B	5							ns
tPLZ			4							


†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2

BICMOS Circuits

PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2


BICMOS Circuits

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS


D3057, SEPTEMBER 1988

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Substantially Reduces Standby Current
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT640 . . . J PACKAGE
SN74BCT640 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT640 . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\bar{G}) can be used to disable the device so the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT640 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE

CONTROL INPUTS		OPERATION
\bar{G}	DIR	
L	L	\bar{B} data to A bus
L	H	\bar{A} data to B bus
H	X	Isolation


2

BiCMOS Circuits


PRODUCT PREVIEW

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS

logic symbol†



logic diagram (positive logic)



2

BICMOS Circuits

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage (I/O ports)	-0.5 V to 5.5 V
Input voltage (excluding I/O ports)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature range: SN54BCT640	-55 °C to 125 °C
SN74BCT640	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54BCT640			SN74BCT640			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V_{IH}	High-level input voltage	2			2			V	
V_{IL}	Low-level input voltage	0.8			0.8			V	
I_{IK}	Input clamp current	18			-18			mA	
I_{OH}	High-level output current	A0-A7	-3			-3			mA
		B0-B7	-12			-15			
I_{OL}	Low-level output current	A0-A7	20			24			mA
		B0-B7	48			64			
T_A	Operating free-air temperature	-55			0			70	°C

PRODUCT PREVIEW

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT640			SN74BCT640			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$		-1.2			-1.2			V
V_{OH}	Any A	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -1 \text{ mA}$		2.5	3.4	2.5	3.4	V
			$I_{OH} = -3 \text{ mA}$		2.4	3.3	2.4	3.3	V
	Any B	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -3 \text{ mA}$		2.4	3.3	2.4	3.3	V
			$I_{OH} = -12 \text{ mA}$		2	3.2			V
						2	3.1	V	
V_{OL}	Any A	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 20 \text{ mA}$		0.3	0.5			V
			$I_{OL} = 24 \text{ mA}$				0.35	0.5	V
	Any B	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 48 \text{ mA}$		0.38	0.55			V
			$I_{OL} = 64 \text{ mA}$				0.42	0.55	V
I_I	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 5.5 \text{ V}$	1.0			1.0			mA
	A or B ports	$V_{CC} = 5.5 \text{ V}$, $V_I = 5.5 \text{ V}$	0.1			0.1			mA
I_{IH}^\ddagger	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$	70			70			μA
	A or B ports	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$	20			20			μA
I_{IL}^\ddagger	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$	-0.65			-0.65			mA
	A or B ports	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$	-0.60			-0.60			mA
I_{OS}^\S	Any A	$V_{CC} = 5.5 \text{ V}$, $V_O = 0$	-60	-150	-60	-150		mA	
	Any B	$V_{CC} = 5.5 \text{ V}$, $V_O = 0$	-100	-225	-100	-225		mA	
I_{CCH}	$V_{CC} = 5.5 \text{ V}$, See Note 1		23			23			mA
I_{CCL}	$V_{CC} = 5.5 \text{ V}$, See Note 1		53			53			mA
I_{CCZ}	$V_{CC} = 5.5 \text{ V}$		4			4			mA

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 1: I_{CCH} and I_{CCL} are measured in the A to B mode.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}^\ddagger$			UNIT	
			BCT640			SN54BCT640		SN74BCT640		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A or B	B or A	4.1						ns	
t_{PHL}			2.1							
t_{PZH}	\bar{G}	A or B	6.5					ns		
t_{PZL}			7.5							
t_{PHZ}	\bar{G}	A or B	5.7					ns		
t_{PLZ}			5.4							


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

2

BICMOS Circuits

PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed

LOAD CIRCUIT



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.


FIGURE 1. SWITCHING CHARACTERISTICS

SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS


D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT2240 . . . J PACKAGE
SN74BCT2240 . . . DW OR N PACKAGE



SN54BCT2240 . . . FK PACKAGE
(TOP VIEW)




description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2241 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT2240 is characterized for operation from 0°C to 70°C .

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


2

BiCMOS Circuits

PRODUCT PREVIEW

SN54BCT2240, SN74BCT2240
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V _{CC}
Operating free-air temperature ranges: SN54BCT2240	-55°C to 125°C
SN74BCT2240	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT2240			SN74BCT2240			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V _{IH} High-level input voltage	2			2			V	
V _{IL} Low-level input voltage	0.8			0.8			V	
I _{IK} Input clamp current	-18			-18			mA	
I _{OH} High-level output current	-12			-15			mA	
I _{OL} Low-level output current	48			64			mA	
T _A Operating free-air temperature	-55			0			70	°C

PRODUCT PREVIEW

SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT2240			SN74BCT2240			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$,	$I_{OH} = -18 \text{ mA}$	-1.2			-1.2			V
V_{OH}	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
		$I_{OH} = -12 \text{ mA}$	2	3.2					
		$I_{OH} = -15 \text{ mA}$				2	3.1		
V_{OL}	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = -48 \text{ mA}$	0.38			0.55			V
		$I_{OL} = 64 \text{ mA}$				0.42			
I_I	$V_{CC} = 5.5 \text{ V}$,	$V_I = 5.5 \text{ V}$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$,	$V_I = 2.7 \text{ V}$	20			20			μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$,	$V_I = 0.5 \text{ V}$	-1			-1			mA
I_{OZH}	$V_{CC} = 5.5 \text{ V}$,	$V_O = 2.7 \text{ V}$	50			50			μA
I_{OZL}	$V_{CC} = 5.5 \text{ V}$,	$V_O = 0.5 \text{ V}$	-50			-50			μA
I_{OS}^\ddagger	$V_{CC} = 5.5 \text{ V}$,	$V_O = 0$	-100		-225	-100		-225	mA
I_{CCH}	$V_{CC} = 5.5 \text{ V}$,	Outputs open	19			19			mA
I_{CCL}			46			46			
I_{CCZ}			6			6			
I_{CCZ}			6			6			

†All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$			UNIT	
			'BCT2240			SN54BCT2240		SN74BCT2240		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t_{PLH}	A	Y	3.5						ns	
t_{PHL}			3.3							
t_{PZH}	\bar{G}	Y	6.7						ns	
t_{PZL}			9							
t_{PHZ}	\bar{G}	Y	5.4						ns	
t_{PLZ}			7.7							


2

BiCMOS Circuits

PRODUCT PREVIEW



SN54BCT2240, SN74BCT2240
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal condition such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BICMOS Circuits


PRODUCT PREVIEW

SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS


D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT2241 . . . J PACKAGE
SN74BCT2241 . . . DW OR N PACKAGE
(TOP VIEW)



SN54BCT2241 . . . FK PACKAGE
(TOP VIEW)




description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2241 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT2241 is characterized for operation from 0°C to 70°C .

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


2

BiCMOS Circuits

PRODUCT PREVIEW

SN54BCT2241, SN74BCT2241
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



2

BICMOS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature ranges: SN54BCT2241	-55°C to 125°C
SN74BCT2241	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	SN54BCT2241			SN74BCT2241			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage	0.8			0.8			V
I_{IK} Input clamp current	-18			-18			mA
I_{OH} High-level output current	-12			-15			mA
I_{OL} Low-level output current	48			64			mA
T_A Operating free-air temperature	-55	125		0	70		°C

PRODUCT PREVIEW

SN54BCT2241, SN74BCT2241
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT2241			SN74BCT2241			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _{OH} = -18 mA	-1.2						V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = -48 mA	0.38 0.55						V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V,	V _I = 5.5 V	0.1			0.1			mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V	20			20			μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V	-1			-1			mA
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V	50			50			μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.5 V	-50			-50			μA
I _{OS} ‡	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
I _{CCH}			19			19			mA
I _{CCL}			46			46			
I _{CCZ}			6			6			

†All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX			UNIT	
			'BCT2241			SN54BCT2241		SN74BCT2241		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	3.3						ns	
t _{PHL}			1.8							
t _{PZH}	G or \bar{G}	Y	6.4						ns	
t _{PZL}			7.5							
t _{PHZ}	G or \bar{G}	Y	6						ns	
t _{PLZ}			6.7							


2

BiCMOS Circuits

PRODUCT PREVIEW



SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BICMOS Circuits


PRODUCT PREVIEW

SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988


- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54BCT2244 . . . J PACKAGE
SN74BCT2244 . . . DW OR N PACKAGE



SN54BCT2244 . . . FK PACKAGE

(TOP VIEW)




description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \bar{G} (active-low input control) inputs, and complementary \bar{G} and \bar{G} inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT2244 is characterized for operation from 0°C to 70°C.

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


2

BiCMOS Circuits

PRODUCT PREVIEW

SN54BCT2244, SN74BCT2244
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to V_{CC}
Operating free-air temperature ranges: SN54BCT2244	-55°C to 125°C
SN74BCT2244	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	SN54BCT2244			SN74BCT2244			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH} High-level input voltage	2			2			V
V _{IL} Low-level input voltage	0.8			0.8			V
I _{IK} Input clamp current	-18			-18			mA
I _{OH} High-level output current	-12			-15			mA
I _{OL} Low-level output current	48			64			mA
T _A Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54BCT2244			SN74BCT2244			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.4	3.3		2.4	3.3		V
		I _{OH} = -12 mA	2	3.2					
		I _{OH} = -15 mA				2	3.1		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.38		0.55				V
		I _{OL} = 64 mA				0.42	0.55		
I _I	V _{CC} = 5.5 V, V _I = 5.5 V		0.1			0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20			20			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V		-1			-1			mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50			50			μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V		-50			-50			μA
I _{OS‡}	V _{CC} = 5.5 V, V _O = 0		-100		-225	-100		-225	mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open		23			23			
I _{CCL}			53			53			
I _{CCZ}			4			4			

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX			UNIT	
			'BCT2244			SN54BCT2244		SN74BCT2244		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	Y	3						ns	
t _{PHL}			4.1							
t _{PZH}	G	Y	7						ns	
t _{PZL}			8.2							
t _{PHZ}	G	Y	6.2						ns	
t _{PLZ}			8.4							


2

BiCMOS Circuits

PRODUCT PREVIEW



SN54BCT2244, SN74BCT2244
OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS
WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by the generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BiCMOS Circuits

PRODUCT PREVIEW

SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED JUNE 1988

- BiCMOS Design Substantially Reduces Standby Current
- 25-Ω Series Resistors at Outputs Significantly Reduce Overshoot and Undershoot
- Specifically Designed to Drive MOS DRAMs
- 3-State Outputs
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic DIPs

description


These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs. They provide high-performance bus interface for wide data paths or buses carrying parity.

The three-state control gate is a 2-input positive NOR gate so if either $\bar{G}1$ or $\bar{G}2$ is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.


The SN74BCT2827A provides true data and the SN74BCT2828A provides inverted data at the outputs.

These devices are characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE
(TOP VIEW)



FN PACKAGE
(TOP VIEW)




NC—No internal connection

2

BiCMOS Circuits


SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



Pin numbers shown are for DW and NT packages.

2

BICMOS Circuits

SN74BCT2827A

10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-1	mA
I_{OL} Low-level output current			12	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$				-1.2	V
V_{OH}	$V_{CC} = 4.5 V \text{ to } 5.5 V, I_{OH} = -1 mA$		$V_{CC}-2$			V
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 1 mA$			0.15	0.5	V
	$V_{CC} = 4.5 V, I_{OL} = 12 mA$			0.35	0.8	
I_{OZH}	$V_{CC} = 5.5 V, V_O = 2.7 V$				20	μA
I_{OZL}	$V_{CC} = 5.5 V, V_O = 0.4 V$				-20	μA
I_{OL}	$V_{CC} = 4.5 V, V_O = 2 V$			50		mA
I_{OH}	$V_{CC} = 4.5 V, V_O = 2 V$			-35		mA
I_I	$V_{CC} = 5.5 V, V_I = 7 V$				0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$				20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$				-0.2	mA
I_O^{\dagger}	$V_{CC} = 5.5 V, V_O = 2.25 V$			-30	-112	mA
I_{CCL}	$V_{CC} = 5.5 V, \text{Outputs open}$			28	40	mA
I_{CCZ}	$V_{CC} = 5.5 V, \text{Outputs open}$			4.5	8	

† All typical values are at $V_{CC} = 5 V, T_A = 25^{\circ}C$.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V, C_L = 50 pF, R_1 = 500 \Omega, R_2 = 500 \Omega, T_A = 25^{\circ}C$			$V_{CC} = 4.5 V \text{ to } 5.5 V, C_L = 50 pF, R_1 = 500 \Omega, R_2 = 500 \Omega, T_A = \text{MIN to MAX}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	A	Y		4	6	2		7	ns
t_{PHL}				6	8	2		9	
t_{PZH}	\bar{G}	Y		8	10	4		13	ns
t_{PZL}				11	14	6		17	
t_{PHZ}	\bar{G}	Y		8	12	4		15	ns
t_{PLZ}				7	11	3		13	

2

BiCMOS Circuits

SN74BCT2B28A

10-BIT BUFFERS BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-1	mA
I_{OL} Low-level output current			12	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 4.5 V$,	$I_I = -18 mA$			-1.2	V
V_{OH}	$V_{CC} = 4.5 V$ to $5.5 V$,	$I_{OH} = -1 mA$	$V_{CC}-2$			V
V_{OL}	$V_{CC} = 4.5 V$,	$I_{OL} = 1 mA$		0.15	0.5	V
	$V_{CC} = 4.5 V$,	$I_{OL} = 12 mA$		0.35	0.8	
I_{OZH}	$V_{CC} = 5.5 V$,	$V_O = 2.7 V$			20	μA
I_{OZL}	$V_{CC} = 5.5 V$,	$V_O = 0.4 V$			-20	μA
I_{OL}	$V_{CC} = 4.5 V$,	$V_O = 2 V$	50			mA
I_{OH}	$V_{CC} = 4.5 V$,	$V_O = 2 V$	-35			mA
I_I	$V_{CC} = 5.5 V$,	$V_I = 7 V$			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			20	μA
I_{IL}	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.2	mA
I_{O}^{\ddagger}	$V_{CC} = 5.5 V$,	$V_O = 2.25 V$	-30		-112	mA
I_{CCL}	$V_{CC} = 5.5 V$,	Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = 5.5 V$,	Outputs open		3.5	6	

† All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.


‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 50 pF$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ C$.			$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A	Y		5	7	2	8	ns
t_{PHL}				5	7	2	8	
t_{PZH}	\bar{G}	Y		8	11	4	12	ns
t_{PZL}				10	14	6	16	
t_{PHZ}	\bar{G}	Y		10	14	4	16	ns
t_{PLZ}				8	12	3	14	





SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.

C. All input pulses are supplied by the generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BICMOS Circuits

SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED JULY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29827, AM29828, SN74ALS29827, and SN74ALS29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic Chip Carriers, in Addition to Plastic and Ceramic DIPs
- BiCMOS Process with TTL Inputs and Outputs
- Dependable Texas Instruments Quality and Reliability

description


These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input positive NOR gate so if either $\bar{G}1$ or $\bar{G}2$ is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.


The SN74BCT29827A provides true data and the SN74BCT29828A provides inverted data at the outputs.

The SN74BCT29827A and SN74BCT29828A are characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE
(TOP VIEW)



FN PACKAGE
(TOP VIEW)




NC—No internal connection

2
BiCMOS Circuits


SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)



Pin numbers shown are for DW and NT packages.

2

BICMOS Circuits

SN74BCT29827A

10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = \text{MIN}$,	$I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN}$	$I_{OH} = -15 \text{ mA}$	2.4			V
		$I_{OH} = -24 \text{ mA}$	2			
V_{OL}	$V_{CC} = \text{MIN}$,	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I_{OZH}	$V_{CC} = \text{MAX}$,	$V_O = 2.7 \text{ V}$			20	μA
I_{OZL}	$V_{CC} = \text{MAX}$,	$V_O = 0.4 \text{ V}$			-20	μA
I_I	$V_{CC} = \text{MAX}$,	$V_I = 5.5 \text{ V}$			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}$,	$V_I = 2.7 \text{ V}$			20	μA
I_{IL}	$V_{CC} = \text{MAX}$,	$V_I = 0.4 \text{ V}$			-0.2	mA
I_{QS}^{\S}	$V_{CC} = \text{MAX}$,	$V_O = 0$	-75		-250	mA
I_{CCL}	$V_{CC} = \text{MAX}$,	Outputs open		28	40	mA
I_{CCZ}	$V_{CC} = \text{MAX}$,	Outputs open		3.5	6	mA

† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$,			UNIT
			$C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = 25^\circ\text{C}$			$C_L = 50 \text{ pF}$, $R_1 = 500 \Omega$, $R_2 = 500 \Omega$, $T_A = \text{MIN to MAX}$			
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	A	Y		3.5	6	1		7	ns
t_{PHL}				5	7	2		9	
t_{PZH}	\bar{G}	Y		7	10	2		12	ns
t_{PZL}				10	13	4		15	
t_{PHZ}	\bar{G}	Y		7	10	2		12	ns
t_{PLZ}				7	10	2		12	

2

BiCMOS Circuits

SN74BCT29828A

10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN}$	$I_{OH} = -15 \text{ mA}$	2.4		V
		$I_{OH} = -24 \text{ mA}$	2		
V_{OL}	$V_{CC} = \text{MIN}, I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I_{OZH}	$V_{CC} = \text{MAX}, V_O = 2.7 \text{ V}$			20	μA
I_{OZL}	$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}$			-20	μA
I_I	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			0.1	mA
I_{IH}	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20	μA
I_{IL}	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.2	mA
I_{OS}^{\S}	$V_{CC} = \text{MAX}, V_O = 0$	-75		-250	mA
I_{CCL}	$V_{CC} = \text{MAX}, \text{Outputs open}$		28	40	mA
I_{CCZ}	$V_{CC} = \text{MAX}, \text{Outputs open}$		3.5	6.5	mA

† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A	Y		3.5	6	1	7	ns
t_{PHL}				3.5	6	1	7	
t_{PZH}	\bar{G}	Y		7	9	2	11	ns
t_{PZL}				9	13	4	15	
t_{PHZ}	\bar{G}	Y		6	9	2	10	ns
t_{PLZ}				6	10	2	11	

2

BICMOS Circuits





SN74BCT29827A, SN74BCT29828A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

2

BICMOS Circuits

SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3031, SEPTEMBER 1987—REVISED JULY 1988

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD AM29833, AM29834, 'ALS29833, and 'ALS29834
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Has a Register for Storage of the Parity Error Flag
- Choice of True ('BCT29833) or Inverting ('BCT29834) Logic
- Package Options Include Plastic "Small Outline" Package, Plastic Chip Carriers, and Standard Plastic 300-mil Dips


description

The SN74BCT29833 and SN74BCT29834 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output enable inputs \overline{OEA} and \overline{OEB} can be used to disable the device so that the buses are effectively isolated.


A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-collector parity error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the CLR input. When both \overline{OEA} and \overline{OEB} are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29833 and SN74BCT29834 are characterized for operation from 0°C to 70°C.

SN74BCT' . . . DW OR NT PACKAGE
(TOP VIEW)



SN74BCT' . . . FN PACKAGE
(TOP VIEW)




NC—No internal connection

2

BiCMOS Circuits

SN74BCT29833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS				OUTPUT & I/O						FUNCTION
OE̅B	OE̅A	CLR	CLK	Ai Σ of H's	Bi† Σ of H's	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A Data to B Bus and Generate Parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H L	Clear Error Flag Register
H	H	H L H H	No† No† ↑ ↑	X X Odd Even	X	Z	Z	Z	NC H H L	Isolation§
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity


NA = Not applicable, NC = No change, X = Don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)



2
BiCMOS Circuits


FUNCTION TABLE

INPUTS				OUTPUT & I/O						FUNCTION
OEB	OEA	CLR	CLK	Ai Σ of H's Odd Even	Bi† Σ of L's Odd Even	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	\bar{A}	H L	NA	\bar{A} Data to B Bus and Generate Parity
H	L	H	↑	NA	Odd Even	\bar{B}	NA	NA	H L	\bar{B} Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	NA	Clear Error Flag Register
H	H	H	No†	X	X	Z	Z	Z	NC	Isolation§
		L	No†	X					H	
		H	↑	Odd Even					L H	
L	L	X	X	Odd Even	NA	NA	\bar{A}	L H	NA	\bar{A} Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care
 † Summation of low-level inputs includes PARITY along with Bi inputs.
 ‡ Output states shown assume the ERR output was previously high.
 § In this mode, the ERR output, when clocked, shows noninverted parity of the A bus.

SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

error flag waveforms



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
\overline{CLR}	CLK	POINT "P"	\overline{ERR}_{n-1}	ERR	
H	↑	H	H	H	SAMPLE
H	↑	X	L	L	
H	↑	L	X	L	
L	X	X	X	H	CLEAR

\overline{ERR}_{n-1} represents the state of the ERR output before any changes at CLR, CLK, or point "P".

SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT	
V_{CC}	Supply voltage	4.5	5	5.5	V	
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage	0.8			V	
V_{OH}	High-level output voltage, \overline{ERR}	2.4			V	
I_{OH}	High-level output current	-24			mA	
I_{OL}	Low-level output current	48			mA	
t_w	Pulse duration	CLK high	10		ns	
		CLK low	10			
		\overline{CLR} low	10			
t_{su}	Setup time before CLK \uparrow	Bi and PARITY	12		ns	
		\overline{CLR} inactive	12			
t_h	Hold time, Bi and PARITY after CLK \uparrow	0			ns	
T_A	Operating free-air temperature	0			70	°C

electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$	-1.2			V
V_{OH}	All inputs/outputs except \overline{ERR}	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -15\text{ mA}$	2.4			V
			$I_{OH} = -24\text{ mA}$	2			
I_{OH}	\overline{ERR}	$V_{CC} = 4.5\text{ V}$,	$V_{OH} = 2.4\text{ V}$	20			μA
V_{OL}		$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 48\text{ mA}$	0.35		0.5	V
I_I		$V_{CC} = 5.5\text{ V}$,	$V_I = 5.5\text{ V}$	0.1			mA
I_{IH}^{\ddagger}		$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$	20			μA
I_{IL}^{\ddagger}	Data	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.4\text{ V}$	-0.2			mA
	Control			-0.75			
I_{OS}^{\S}		$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-75		-250	mA
I_{CCL}		$V_{CC} = 5.5\text{ V}$,	All Outputs Open	55		80	mA
I_{CCZ}				30		45	

[†] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.

2

BiCMOS Circuits

SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SN74BCT29833 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	5	7	1	8	ns	
t _{PHL}			5	8	2	10		
t _{PLH}	A	PARITY	7	9	2	11	ns	
t _{PHL}			10	13	5	15		
t _{PZH}	$\overline{OE}A$ or $\overline{OE}B$	A or B	11	15	6	19	ns	
t _{PZL}			13	17	7	21		
t _{PHZ}	$\overline{OE}A$ or $\overline{OE}B$	A or B	8	11	3	15	ns	
t _{PLZ}			10	14	4	17		
t _{PHL}	CLK	\overline{ERR}	7	10	3	12	ns	
t _{PLH}	\overline{CLR}	\overline{ERR}	13	17	8	20	ns	
t _{PLH}	$\overline{OE}A$	PARITY	10	13	3	15	ns	
t _{PHL}			10	13	3	15		

SN74BCT29834 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	5	7	1	8	ns	
t _{PHL}			4	6	2	7		
t _{PLH}	A	PARITY	10	13	5	15	ns	
t _{PHL}			8	10	2	15		
t _{PZH}	$\overline{OE}A$ or $\overline{OE}B$	A or B	11	15	6	19	ns	
t _{PZL}			15	19	7	21		
t _{PHZ}	$\overline{OE}A$ or $\overline{OE}B$	A or B	8	11	3	15	ns	
t _{PLZ}			13	17	7	21		
t _{PHL}	CLK	\overline{ERR}	7	10	3	12	ns	
t _{PLH}	\overline{CLR}	\overline{ERR}	13	17	8	18	ns	
t _{PLH}	$\overline{OE}A$	PARITY	10	13	3	15	ns	
t _{PHL}			10	13	3	15		


SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed




LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG


LOAD CIRCUIT 2 ERROR FLAG OUTPUT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.

FIGURE 1

2

BiCMOS Circuits

SN74BCT29853, SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3031, SEPTEMBER 1987—REVISED JULY 1988

- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD AM29853 and AM29854
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Choice of True ('BCT29853) or Inverting ('BCT29854) Logic
- Has a Latch for Storage of the Parity Error Flag
- Package Options Include Plastic "Small Outline" Package, Plastic Chip Carriers, and Standard Plastic 300-mil Dips
- Dependable Texas Instruments Quality and Reliability


description

The SN74BCT29853 and SN74BCT29854 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output enable inputs OEA and OEB can be used to disable the device so that the buses are effectively isolated.


A 9-bit parity generator/checker generates a parity-odd output (PARITY), and monitors the parity of the I/O ports with an open-collector parity error flag (ERR). ERR can be either passed, sampled, stored, or cleared from the latch using the EN and CLR control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29853 and SN74BCT29854 are characterized for operation from 0°C to 70°C.

SN74BCT' . . . DW OR NT PACKAGE
(TOP VIEW)



SN74BCT' . . . FN PACKAGE
(TOP VIEW)




NC—No internal connection

2

BiCMOS Circuits

SN54BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS						OUTPUT & I/O				FUNCTION
OEB	OEA	CLR	LE	Ai Σ of H's	Bi† Σ of H's	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A Data to B Bus and Generate Parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
H	L	H	H	NA	X	X	NA	NA	N-1	Store Error Flag
X	X	L	H	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H	H	X	X	Z	Z	Z	NC H H L	Isolation ⁵ (Parity Check)
		L	H	X						
		X	L	L H Even						
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the ERR output was previously high.


⁵ In this mode the ERR output, when enabled, shows inverted parity of the A bus.

2

BICMOS Circuits

SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)



FUNCTION TABLE

INPUTS						OUTPUT & I/O					FUNCTION
OE \bar	OEA	CLR	LE	A _i Σ of H's	B _i [†] Σ of L's	A	B	PARITY	ERR [‡]		
L	H	X	X	Odd Even	NA	NA	\bar{A}	H L	NA	\bar{A} Data to B Bus and Generate Parity	
H	L	X	L	NA	Odd Even	\bar{B}	NA	NA	H L	\bar{B} Data to A Bus and Check Parity	
H	L	H	H	NA	X	X	NA	NA	N-1	Store Error Flag	
X	X	L	H	X	X	X	NA	NA	H	Clear Error Flag Register	
H	H	H	H	X	X	Z	Z	Z	H L H	Isolation [§]	
		L	H	X							
		X	L	L Odd H Even							
L	L	X	X	Odd Even	NA	NA	\bar{A}	L H	NA	\bar{A} Data to B Bus and Generate Inverted Parity	

NA = Not applicable, NC = No change, X = Don't care

[†] Summation of low-level inputs includes PARITY along with B_i inputs.


[‡] Output states shown assume the ERR output was previously high.

[§] In this mode the ERR output, when enabled, shows noninverted parity of the A bus.

2
BiCMOS Circuits

SN74BCT29853, SN74BCT29854
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

error flag waveforms



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
\overline{LE}	\overline{CLR}	POINT "P"	ERR_{n-1}^\dagger	\overline{ERR}	
L	L	L H	X	L H	PASS
L	H	L X H	X L H	L L H	SAMPLE
H	L	X	X	H	CLEAR
H	H	X	L H	L H	STORE

$^\dagger ERR_{n-1}$ represents the state of the \overline{ERR} output before any changes at \overline{CLR} , \overline{LE} or point P.

2

BICMOS Circuits

SN74BCT29853, SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage, ERR			2.4	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	\overline{LE} low	10		ns
		CLR low	10		
t_{SU}	Setup time before \overline{LE} ↓	Bi and PARITY		12	ns
t_h	Hold time, Bi and PARITY after \overline{LE} ↓			3	ns
T_A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.5 V$,	$I_I = -18 mA$			-1.2	V
V_{OH}	All inputs/outputs except ERR	$V_{CC} = 4.5 V$	$I_{OH} = -15 mA$	2.4			V
			$I_{OH} = -24 mA$	2			
I_{OH}	ERR	$V_{CC} = 4.5 V$,	$V_{OH} = 2.4 V$			20	μA
V_{OL}		$V_{CC} = 4.5 V$,	$I_{OL} = 48 mA$	0.35	0.5		V
I_I		$V_{CC} = 5.5 V$,	$V_I = 5.5 V$			0.1	mA
I_{IH}^\ddagger		$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			20	μA
I_{IL}^\ddagger	Data	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.2	mA
	Control					-0.75	
I_{OS}^\S		$V_{CC} = 5.5 V$,	$V_O = 0$	-75		-250	mA
I_{CCL}		$V_{CC} = 5.5 V$,	All outputs open		55	80	mA
I_{CCZ}					30	45	

† All typical values are at $V_{CC} = 5 V$, $T_A = 25^\circ C$.

‡ These parameters include off-state output current for I/O ports only.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.

2
BiCMOS Circuits

SN74BCT29853, SN74BCT29854
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SN74BCT29853 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A		5	7	1	10	ns
t _{PHL}				5	7	1	10	
t _{PLH}	A	PARITY		10	13	2	15	ns
t _{PHL}				10	13	5	15	
t _{PZH}	$\overline{OE}A$ or $\overline{OE}B$	A or B		13	16	8	20	ns
t _{PZL}				13	16	8	20	
t _{PHZ}	$\overline{OE}A$ or $\overline{OE}B$	A or B		13	16	8	20	ns
t _{PLZ}				13	16	8	20	
t _{PHL}	\overline{LE}	ERR		5	7	2	9	ns
t _{PLH}	\overline{CLR}	ERR		11	14	5	15	ns
t _{PLH}	$\overline{OE}A$	PARITY		10	13	3	15	ns
t _{PHL}				10	13	3	15	
t _{PLH}	BI/PARITY	ERR		17	22	10	24	ns
t _{PHL}				10	13	4	16	

SN74BCT29854 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A		5	7	1	8	ns
t _{PHL}				5	7	1	8	
t _{PLH}	A	PARITY		10	13	5	15	ns
t _{PHL}				10	13	2	15	
t _{PZH}	$\overline{OE}A$ or $\overline{OE}B$	A or B		12	15	4	17	ns
t _{PZL}				13	16	8	19	
t _{PHZ}	$\overline{OE}A$ or $\overline{OE}B$	A or B		8	11	3	15	ns
t _{PLZ}				10	14	4	17	
t _{PHL}	\overline{LE}	ERR		5	7	2	9	ns
t _{PLH}	\overline{CLR}	ERR		11	13	5	15	ns
t _{PLH}	$\overline{OE}A$	PARITY		10	13	4	15	ns
t _{PHL}				10	13	5	16	
t _{PLH}	BI/PARITY	ERR		15	18	8	20	ns
t _{PHL}				10	13	5	15	


SN74BCT29853, SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed




LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG


LOAD CIRCUIT 2 ERROR FLAG OUTPUT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1

2

BiCMOS Circuits

2

BiCMOS Circuits

SN74BCT29861

10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED JULY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29861 and SN74ALS29861
- True Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

This 10-bit bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ($\overline{\text{GBA}}$ and $\overline{\text{GAB}}$).

The 74BCT29861 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{\text{GAB}}$	$\overline{\text{GBA}}$	
L	H	A to B
H	L	B to A
H	H	Isolation
L	L	Latch A and B (A = B)

DW OR NT PACKAGE
(TOP VIEW)




FN PACKAGE
(TOP VIEW)



NC—No internal connection


SN74BCT29861
10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for DW and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

2
BICMOS Circuits

SN74BCT29861

10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage				0.8
I_{OH} High-level output current				-24
I_{OL} Low-level output current				48
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN}$	2.4			V
	$I_{OH} = -15 \text{ mA}$				
	$I_{OH} = -24 \text{ mA}$	2			
V_{OL}	$V_{CC} = \text{MIN}, I_{OL} = 48 \text{ mA}$		0.35	0.5	V
I_I	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			0.1	mA
I_{IH}	Control inputs A or B port§	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20
					20
I_{IL}	Control inputs A or B port§	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.1
					-0.1
I_{OS}^{\dagger}	$V_{CC} = \text{MAX}, V_O = 0$	-75		-250	mA
I_{CC}	Enabled Disabled	$V_{CC} = \text{MAX},$ Outputs open			22
					30
			4.5	7	mA

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	4.5	6	1	8	ns	
t_{PHL}			5	7	1	8		
t_{PZH}	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	11	14	5	18	ns	
t_{PZL}			13	16	7	20		
t_{PHZ}	$\overline{\text{GAB}}$ or $\overline{\text{GBA}}$	A or B	7	10	3	12	ns	
t_{PLZ}			9	12	4	16		

† For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ For I/O port, the parameters I_{IH} and I_{IL} include the offstate output current.


¶ Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

2

BiCMOS Circuits





SN74BCT29861 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

2

BICMOS Circuits

SN74BCT29863

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2977, APRIL 1987—REVISED JULY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29863 and SN74ALS29863
- True Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

This 9-bit bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs ($\overline{\text{GBA1}}$, $\overline{\text{GBA2}}$, $\overline{\text{GAB1}}$, and $\overline{\text{GAB2}}$).

The 74BCT29863 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

ENABLE INPUTS				OPERATION
$\overline{\text{GAB1}}$	$\overline{\text{GAB2}}$	$\overline{\text{GBA1}}$	$\overline{\text{GBA2}}$	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	B to A
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	

DW OR NT PACKAGE
(TOP VIEW)



FN PACKAGE
(TOP VIEW)




NC—No internal connection

2


BiCMOS Circuits

SN74BCT29863
9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for DW and NT packages.

Pin numbers shown are for DW and NT packages.

SN74BCT29863

9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2			V
V_{IL} Low-level input voltage			0.8	V
I_{OH} High-level output current			-24	mA
I_{OL} Low-level output current			48	mA
T_A Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V_{IK}		$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$				-1.2	V
V_{OH}		$V_{CC} = \text{MIN}$		$I_{OH} = -15 \text{ mA}$		2.4	V
				$I_{OH} = -24 \text{ mA}$		2	
V_{OL}		$V_{CC} = \text{MIN}, I_{OL} = 48 \text{ mA}$			0.35	0.5	V
I_I		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				0.1	mA
I_{IH}	Control inputs	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$				20	µA
	A or B port [§]					20	
I_{IL}	Control inputs	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				-0.1	mA
	A or B port [§]					-0.1	
I_{OS}^\ddagger		$V_{CC} = \text{MAX}, V_O = 0$		-75		-250	mA
I_{CC}	Enabled	$V_{CC} = \text{MAX}, \text{Outputs open}$				22	mA
	Disabled					4.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

§ For I/O port, the parameters I_{IH} and I_{IL} include the offstate output current.

¶ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$ $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	4.5	6		1	8	ns
t_{PHL}			5	7	1	8		
t_{PZH}	$\bar{G}AB$ or $\bar{G}BA$	A or B	11	14		5	18	ns
t_{PZL}			13	16	7	20		
t_{PHZ}	$\bar{G}AB$ or $\bar{G}BA$	A or B	7	10		3	12	ns
t_{PLZ}			9	12	4	16		

2

BiCMOS Circuits

SN74BCT29863
9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION







SWITCH POSITION TABLE

TEST	S1
t_{pLH}	Open
t_{pHL}	Open
t_{pZH}	Open
t_{pZL}	Closed
t_{pHZ}	Open
t_{pLZ}	Closed

2

BICMOS Circuits



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1. SWITCHING CHARACTERISTICS

General Information

1

BiCMOS Circuits

2

Mechanical Data

3

Contents

	<i>Page</i>
Ordering Instructions	3-3
Package Data	3-4



Mechanical Data

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

EXAMPLE: SN 54BCT240 J -00[†]

1. Prefix

MUST CONTAIN TWO TO FOUR LETTERS

- SN Standard Prefix
- SNJ MIL-STD-883 Processed and
 Screened per JEDEC Standard 101
- JANB MIL-M-38510 Processed

2. Unique Circuit Description

MUST CONTAIN SIX TO NINE CHARACTERS

- Examples: 54BCT620
 74BCT125
 74BCT2240

3. Package

MUST CONTAIN ONE OR TWO LETTERS

- J, JT, N, NT (Dual-in-line packages)[‡]
- D, DW ("Small Outline" Packages)
- FK (Leadless Ceramic Chip Carriers)
- FN (Leadless Plastic Chip Carriers)
- (From pin-connection diagram on individual data sheet)

4. Instructions (Dash No.)

MUST CONTAIN TWO NUMBERS

- 00 No special instructions
- 10 Solder-dipped leads (N and NT packages only)

[†]For tape and reel information contact the factory.

[‡]These circuits in dual-in-line packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method that will best suit your particular needs.


Dual-in-line (J, JT, N, NT)

- Slide Magazines
- A-Channel Plastic Tubing
- Barnes Carrier (N only)
- Sectioned Cardboard Box
- Individual Plastic Box

MECHANICAL DATA

D008, D014, and D016 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 B. Body dimensions do not include mold flash or protrusion.
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 D. Lead tips to be planar within $\pm 0,051$ (0.002) exclusive of solder.





Mechanical Data

DW016, DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.

DW016, DW020, DW024, and DW028
(20-pin package used for illustration)



DIM \ PINS	16	20	24	28†
	A MIN	10,16 (0.400)	12,70 (0.500)	15,29 (0.602)
A MAX	10,36 (0.408)	12,90 (0.508)	15,49 (0.610)	17,88 (0.704)

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

†The 28-pin package drawing is presently classified as Advance Information.

- NOTES:
- A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
 - B. Body dimensions do not include mold flash or protrusion.
 - C. Mold flash or protrusion shall not exceed 0,15 (0.006).
 - D. Lead tips to be planar within ±0,051 (0.002) exclusive of solder.

3

Mechanical Data


MECHANICAL DATA

FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.


FK020 and FK028
(28-terminal package shown)



CERAMIC CHIP CARRIERS

JEDEC OUTLINE DESIGNATION*	NO. OF TERMINALS	A		B	
		MIN	MAX	MIN	MAX
MS004CB	20	8,69 (0.342)	9,09 (0.358)	7,80 (0.307)	9,09 (0.358)
MS004CC	28	11,23 (0.442)	11,63 (0.458)	10,31 (0.406)	11,63 (0.458)

*All dimensions and notes for the specified JEDEC outline apply.




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.

FN020, FN028, FN044, FN068, and FN084
(28-terminal package used for illustration)



NO. OF TERMINALS	A		B		C	
	MIN	MAX	MIN	MAX	MIN	MAX
20	9,78 (0.385)	10,03 (0.395)	8,89 (0.350)	9,04 (0.356)	7,87 (0.310)	8,38 (0.330)
28	12,32 (0.485)	12,57 (0.495)	11,43 (0.450)	11,58 (0.456)	10,41 (0.410)	10,92 (0.430)
44	17,40 (0.685)	17,65 (0.695)	16,51 (0.650)	16,66 (0.656)	15,49 (0.610)	16,00 (0.630)
68	25,02 (0.985)	25,27 (0.995)	24,13 (0.950)	24,33 (0.956)	23,11 (0.910)	23,62 (0.930)
84	30,10 (1.185)	30,35 (1.195)	29,21 (1.150)	29,41 (1.158)	27,69 (1.090)	28,70 (1.130)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



- NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.
 B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
 C. The lead contact points are planar within 0,10 (0.004).

3
Mechanical Data

MECHANICAL DATA

J014 ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

J016 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.




Mechanical Data

MECHANICAL DATA

J020 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.





- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
B. This dimension does not apply for solder-dipped leads.
C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

3

Mechanical Data

JT024 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.





NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

MECHANICAL DATA

N014 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.





3

Mechanical Data

- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

N016 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.





- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

3
Mechanical Data

MECHANICAL DATA

N020 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




3 Mechanical Data

NT024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 B. This dimension does not apply for solder-dipped leads.
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

3
 Mechanical Data



Mechanical Data

To correct your address or add an associate and to insure receipt of future updates to the General Purpose Logic mailing list, complete and return this card.

NAME

TITLE

COMPANY

ADDRESS & M/S

CITY STATE ZIP -

PHONE - EXTENSION

Check here to receive General Purpose Logic Updates.

SCB02ICB800R

Expires 12/31/89

Copyright © 1988, Texas Instruments Incorporated

To correct your address or add an associate and to insure receipt of future updates to the General Purpose Logic mailing list, complete and return this card.

NAME

TITLE

COMPANY

ADDRESS & M/S

CITY STATE ZIP -

PHONE - EXTENSION

Check here to receive General Purpose Logic Updates.

SCB02ICB800R

Expires 12/31/89


Copyright © 1988, Texas Instruments Incorporated


PLACE
STAMP
HERE

Texas Instruments Incorporated
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066

PLACE
STAMP
HERE

Texas Instruments Incorporated
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066





BiCMOS Bus Interface Logic

Data Book