

# **54/74 Family MSI/LSI Circuits**

7

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

---

The following pages contain functional indexes and selection guides designed to simplify the choice of a particular function to fit a specific application. Essential characteristics of similar or like functions are grouped for comparative analysis, and the electrical specifications are referenced by page number. The following categories of functions are covered:

	Page
Adders	7-4
Accumulators, arithmetic logic units, look-ahead carry generators	7-4
Multipliers	7-4
Comparators	7-4
Parity generators/checkers	7-5
Other arithmetic operators	7-5
Quad, hex, and octal flip-flops	7-5
Register files	7-5
Shift registers	7-6
Other registers	7-6
Latches	7-7
Clock generator circuits	7-7
Code converters	7-7
Priority encoders/registers	7-8
Data selectors/multiplexers	7-8
Decoders/demultiplexers	7-9
Open-collector display decoders/drivers with counters/latches	7-9
Open-collector display decoders/drivers	7-10
Bus transceivers and drivers	7-11
Asynchronous counters (ripple clock)—negative-edge triggered	7-11
Synchronous counters—Positive-edge triggered	7-12
Bipolar bit-slice processor elements	7-12
First-in first-out memories (FIFO's)	7-12
Random-access read/write memories (RAM's)	7-13
Read-only memories (ROM's)	7-13
Programmable-read-only memories (PROM's)	7-14
Microprocessor controllers and support functions	7-14

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### ADDERS

DESCRIPTION	TYPICAL CARRY TIME	TYPICAL ADD TIME	TYP POWER DISSIPATION PER BIT	DEVICE TYPE AND PACKAGE				PAGE NO.
				-55°C to 125°C		0°C to 70°C		
				Device	Package	Device	Package	
SINGLE 1-BIT GATED FULL ADDERS	10.5 ns	52 ns	105 mW	SN5480	J, W	SN7480	J, N	7-41
SINGLE 2-BIT FULL ADDERS	14.5 ns	25 ns	87 mW	SN5482	J, W	SN7482	J, N	7-49
SINGLE 4-BIT FULL ADDERS	10 ns	15 ns	24 mW	SN54LS83A	J, W	SN74LS83A	J, N	7-53
	10 ns	15 ns	24 mW	SN54LS283	J, W	SN74LS283	J, N	7-415
	11 ns	7 ns	124 mW	SN54S283	J	SN74S283	J, N	7-415
	10 ns	16 ns	76 mW	SN5483A	J, W	SN7483A	J, N	7-53
	10 ns	16 ns	76 mW	SN54283	J, W	SN74283	J, N	7-415
DUAL 1-BIT CARRY-SAVE FULL ADDERS	11 ns	11 ns	110 mW	SN54H183	J, W	SN74H183	J, N	7-287
	15 ns	15 ns	23 mW	SN54LS183*	J, W	SN74LS183*	J, N	7-287

### ACCUMULATORS, ARITHMETIC LOGIC UNITS, LOOK-AHEAD CARRY GENERATORS

DESCRIPTION	TYPICAL CARRY TIME	TYPICAL ADD TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
				-55°C to 125°C		0°C to 70°C		
				Device	Package	Device	Package	
4-BIT PARALLEL BINARY ACCUMULATORS	10 ns	20 ns	720 mW	SN54S281	J, W	SN74S281	J, N	7-410
4-BIT ARITHMETIC LOGIC UNITS/ FUNCTION GENERATORS	11 ns	20 ns	525 mW			SN74S381	N	7-484
	7 ns	11 ns	600 mW	SN54S181	J, W	SN74S181	J, N	7-271
	12.5 ns	24 ns	455 mW	SN54181	J, W	SN74181	J, N	7-271
LOOK-AHEAD CARRY GENERATORS	16 ns	24 ns	102 mW	SN54LS181	J, W	SN74LS181	J, N	7-271
	7 ns		260 mW	SN54S182	J, W	SN74S182	J, N	7-282
13 ns		180 mW	SN54182	J, W	SN74182	J, N		

7

### MULTIPLIERS

DESCRIPTION	DEVICE TYPE AND PACKAGE				PAGE NO.
	-55°C to 125°C		0°C to 70°C		
	Device	Package	Device	Package	
2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS	SN54LS261	J, W	SN74LS261	J, N	7-380
4-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS	SN54284, SN54285	J, W	SN74284, SN74285	J, N	7-420
	SN54S274	J	SN74S274	J, N	
7-BIT-SLICE WALLACE TREES	SN54LS275	J	SN74LS275	J, N	7-391
	SN54S275	J	SN74S275	J, N	
25-MHz 6-BIT-BINARY RATE MULTIPLIERS	SN5497	J, W	SN7497	J, N	7-102
25-MHz DECADE RATE MULTIPLIERS	SN54167	J, W	SN74167	J, N	7-222

### COMPARATORS

DESCRIPTION	TYPICAL COMPARE TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
			-55°C to 125°C		0°C to 70°C		
			Device	Package	Device	Package	
4-BIT MAGNITUDE COMPARATORS	11.5 ns	365 mW	SN54S85	J, W	SN74S85	J, N	7-57
	21 ns	275 mW	SN5485	J, W	SN7485	J, N	
	23.5 ns	52 mW	SN54LS85	J, W	SN74LS85	J, N	
	82 ns	20 mW	SN54L85	J	SN74L85	J, N	

\*New product in development as of October 1976.

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### PARITY GENERATORS/CHECKERS

DESCRIPTION	TYPICAL DELAY TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
			-55°C to 125°C		0°C to 70°C		
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS	31 ns	80 mW	SN54LS280	J, W	SN74LS280	J, N	7-406
	13 ns	335 mW	SN54S280	J, W	SN74S280	J, N	
8-BIT ODD/EVEN PARITY GENERATORS/CHECKERS	35 ns	170 mW	SN54180	J, W	SN74180	J, N	7-269

### OTHER ARITHMETIC OPERATORS

DESCRIPTION	TYPICAL DELAY TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
			-55°C to 125°C		0°C to 70°C		
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH TOTEM-POLE OUTPUTS	7 ns	250 mW	SN54S86	J, W	SN74S86	J, N	7-65
	10 ns	30 mW	SN54LS86	J, W	SN74LS86	J, N	7-65
	10 ns	30 mW	SN54LS386	J, W	SN74LS386	J, N	7-487
	14 ns	150 mW	SN5486	J, W	SN7486	J, N	7-65
	55 ns	15 mW	SN54L86	J, T	SN74L86	J, N	7-65
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS	18 ns	30 mW	SN54LS136	J, W	SN74LS136	J, N	7-131
	27 ns	150 mW	SN54136	J, W	SN74136	J, N	
QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES	18 ns	40 mW	SN54LS266	J, W	SN74LS266	J, N	7-386
QUADRUPLE EXCLUSIVE OR/NOR GATES	8 ns	325 mW	SN54S135	J, W	SN74S135	J, N	7-129
4-BIT TRUE/COMPLEMENT, ZERO/ONE ELEMENT	14 ns	270 mW	SN54H87	J, W	SN74H87	J, N	7-70

### QUAD, HEX, AND OCTAL FLIP-FLOPS

DESCRIPTION	F-F PER PKG	FREQ	POWER PER FLIP-FLOP	DATA TIMES		DEVICE TYPE AND PACKAGE				PAGE NO.
				SETUP	HOLD	-55°C to 125°C		0°C to 70°C		
				ns	ns					
D TYPE 3-STATE WITH ENABLE	8	50 MHz	26 mW	20†	0†	SN54LS364*	J	SN74LS364*	J, N	7-467
		50 MHz	17 mW	20†	0†	SN54LS374*	J	SN74LS374*	J, N	7-471
		100 MHz	56 mW	5†	2†	SN54S374	J	SN74S374	J, N	7-471
D TYPE WITH ENABLE	8 6 4	40 MHz	10.6 mW	20†	5†	SN54LS377	J	SN74LS377	J, N	7-481
		40 MHz	10.6 mW	20†	5†	SN54LS378	J, W	SN74LS378	J, N	7-481
		40 MHz	10.6 mW	20†	5†	SN54LS379	J	SN74LS379	J, N	7-481
D TYPE WITH CLEAR	8	40 MHz	39 mW	20†	5†	SN54273	J	SN74273	J, N	7-388
		40 MHz	10.6 mW	20†	5†	SN54LS273	J	SN74LS273	J, N	
	6	35 MHz	38 mW	20†	5†	SN54174	J, W	SN74174	J, N	7-253
		40 MHz	10.6 mW	20†	5†	SN54LS174	J, W	SN74LS174	J, N	
		110 MHz	75 mW	5†	3†	SN54S174	J, W	SN74S174	J, N	
	4	35 MHz	38 mW	20†	5†	SN54175	J, W	SN74175	J, N	7-253
40 MHz		10.6 mW	20†	5†	SN54LS175	J, W	SN74LS175	J, N		
		110 MHz	75 mW	5†	3†	SN54S175	J, W	SN74S175	J, N	
J-K TYPE WITH SEPARATE CLOCK	4	50 MHz	75 mW	3†	10†	SN54276	J	SN74276	J, N	7-401
J-K TYPE WITH COMMON CLOCK	4	45 MHz	65 mW	0†	20†	SN54376	J, W	SN74376	J, N	7-479

### REGISTER FILES

DESCRIPTION	TYPICAL ADDRESS TIME	TYP READ ENABLE TIME	DATA INPUT RATE	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55°C to 125°C		0°C to 70°C		
EIGHT WORDS OF TWO BITS	33 ns	15 ns	20 MHz	560 mW			SN74172	J, N	7-245
FOUR WORDS OF FOUR BITS	27 ns	15 ns	20 MHz	125 mW		J, W	SN74LS170	J, N	7-237
	30 ns	15 ns	20 MHz	635 mW	SN54170	J, W	SN74170	J, N	
FOUR WORDS OF FOUR BITS (3-STATE OUTPUTS)	24 ns	19 ns	20 MHz	135 mW	SN54LS670	J, W	SN74LS670	J, N	7-526

\*New product in development as of October 1976.

# MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

## SHIFT REGISTERS

DESCRIPTION	NO. OF BITS	SHIFT FREQ	SERIAL DATA INPUT	ASYNC CLEAR	MODES			TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
					S-R <sup>†</sup>	L-S <sup>†</sup>	HOLD		-55°C to 125°C		0°C to 70°C		
									SN	J, W	SN	J, N	
PARALLEL-IN, PARALLEL-OUT (BIDIRECTIONAL)	8	50 MHz	D	Low	X	X	X	750 mW	SN54S299	J, W	SN74S299	J, N	7-437
		35 MHz	D	Low	X	X	X	175 mW	SN54LS299*	J	SN74LS299*	J, N	7-437
		35 MHz	D	Sync L	X	X	X	175 mW	SN54LS323*	J	SN74LS323*	J, N	7-443
	4	25 MHz	D	Low	X	X	X	360 mW	SN54198	J, W	SN74198	J, N	7-338
		70 MHz	D	Low	X	X	X	450 mW	SN54S194	J, W	SN74S194	J, N	7-316
		25 MHz	D	Low	X	X	X	75 mW	SN54LS194A	J, W	SN74LS194A	J, N	
25 MHz	D	Low	X	X	X	195 mW	SN54194	J, W	SN74194	J, N			
PARALLEL-IN, PARALLEL-OUT	8	25 MHz	J-K	Low	X	X	X	360 mW	SN54199	J, W	SN74199	J, N	7-338
		5	10 MHz	D	Low	X	X	60 mW	SN54LS96	J, W	SN74LS96	J, N	7-95
			10 MHz	D	Low	X	X	240 mW	SN5496	J, W	SN7496	J, N	
	5 MHz		D	Low	X	X	120 mW	SN54L96	J	SN74L96	J, N		
	4	70 MHz	J-K	Low	X	X	375 mW	SN54S195	J, W	SN74S195	J, N	7-324	
		30 MHz	J-K	Low	X	X	195 mW	SN54195	J, W	SN74195	J, N	7-324	
		25 MHz	D	Low	X	X	75 mW	SN54LS395A*	J, W	SN74LS395A*	J, N	7-496	
		25 MHz	D	None	X	X	195 mW	SN5495A	J, W	SN7495A	J, N	7-89	
		25 MHz	D	Low	X	X	230 mW	SN54179	J, W	SN74179	J, N	7-265	
		25 MHz	D	None	X	X	230 mW	SN54178	J, W	SN74178	J, N	7-265	
		30 MHz	J-K	Low	X	X	70 mW	SN54LS195A	J, W	SN74LS195A	J, N	7-324	
		25 MHz	D	None	X	X	65 mW	SN54LS95B	J, W	SN74LS95B	J, N	7-89	
		25 MHz	D	None	X	X	70 mW	SN54LS295B*	J, W	SN74LS295B*	J, N	7-429	
	3 MHz	J-K	None	X	X	19 mW	SN54L99	J	SN74L99	J, N	7-109		
	3 MHz	D	None	X	X	19 mW	SN54L95	J, T	SN74L95	J, N	7-89		
SERIAL-IN, PARALLEL-OUT	8	25 MHz	Gated D	Low	X		80 mW	SN54LS164	J, W	SN74LS164	J, N	7-206	
		25 MHz	Gated D	Low	X		167 mW	SN54164	J, W	SN74164	J, N		
		12 MHz	Gated D	Low	X		84 mW	SN54L164	J, T	SN74L164	J, N		
PARALLEL-IN, SERIAL-OUT	8	25 MHz	D	None	X	X	210 mW	SN54165	J, W	SN74165	J, N	7-212	
		35 MHz	D	None	X	X	105 mW	SN54LS165	J, W	SN74LS165	J, N	7-212	
		20 MHz	D	Low	X	X	360 mW	SN54166	J, W	SN74166	J, N	7-217	
		35 MHz	D	Low	X	X	110 mW	SN54LS166	J, W	SN74LS166	J, N	7-217	
SERIAL-IN, SERIAL-OUT	4	10 MHz	D	High	X	X	175 mW	SN5494	J, W	SN7494	J, N	7-86	
		25 MHz	Gated D	None	X		60 mW	SN54LS91	J, W	SN74LS91	J, N	7-81	
	8	10 MHz	Gated D	None	X		175 mW	SN5491A	J, W	SN7491A	J, N		
		3 MHz	Gated D	None	X		17.5 mW	SN54L91	J, T	SN74L91	J, N		

<sup>†</sup>S-R ≡ shift right, S-L ≡ shift left

## OTHER REGISTERS

DESCRIPTION	FREQ	ASYNC CLEAR	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
				-55°C to 125°C		0°C to 70°C		
				SN	J, W	SN	J, N	
QUADRUPLE MULTIPLEXERS WITH STORAGE	30 MHz	None	36.5 mW	SN54LS398	J	SN74LS398	J, N	7-499
	30 MHz	None	36.5 mW	SN54LS399	J, W	SN74LS399	J, N	7-499
	25 MHz	None	65 mW	SN54LS298	J, W	SN74LS298	J, N	7-432
	25 MHz	None	195 mW	SN54298	J, W	SN74298	J, N	7-432
	3 MHz	None	25 mW	SN54L98	J	SN74L98	J, N	7-107
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS	35 MHz	Low	175 mW	SN54LS299*	J	SN74LS299*	J, N	7-437
	50 MHz	Low	750 mW	SN54S299	J, W	SN74S299	J, N	
QUADRUPLE BUS-BUFFER REGISTERS	25 MHz	High	250 mW	SN54173	J, W	SN74173	J, N	7-249
	50 MHz	High	85 mW	SN54LS173*	J, W	SN74LS173*	J, N	

\*New product in development as of October 1976.

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### LATCHES

DESCRIPTION	NO. OF BITS	CLEAR	OUTPUTS	TYPICAL DELAY TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
						-55°C to 125°C		0°C to 70°C		
						Part No.	Package	Part No.	Package	
MULTI-MODE BUFFERED	8	Low	Q	11 ns	410 mW	SN54S412	J	SN74S412	J, N	7-502
ADDRESSABLE	8	Low	Q	12 ns	300 mW	SN54259	J, W	SN74259	J, N	7-376
		Low	Q	17 ns	110 mW	SN54LS259	J, W	SN74LS259	J, N	
TRANSPARENT	8	None	Q	17 ns	210 mW	SN54LS363*	J	SN74LS363*	J, N	7-467
		None	Q	19 ns	120 mW	SN54LS373*	J	SN74LS373*	J, N	7-471
		None	Q	7 ns	525 mW	SN54S373	J	SN74S373	J, N	7-471
DUAL 4-BIT WITH INDEPENDENT ENABLE	8	Low	Q	11 ns	250 mW	SN54116	J, W	SN74116	J, N	7-115
		None	Q	15 ns	320 mW	SN54100	J, W	SN74100	J, N	7-113
DUAL 2-BIT WITH INDEPENDENT ENABLE	4	None	Q, $\bar{Q}$	15 ns	160 mW	SN5475	J, W	SN7475	J, N	7-35
		None	Q, $\bar{Q}$	30 ns	80 mW	SN54L75	J	SN74L75	J, N	7-35
		None	Q, $\bar{Q}$	11 ns	32 mW	SN54LS75	J, W	SN74LS75	J, N	7-35
		None	Q	15 ns	160 mW	SN5477	W			7-35
		None	Q	30 ns	80 mW	SN54L77	T			7-35
		None	Q	10 ns	35 mW	SN54LS77	W			7-35
		None	Q, $\bar{Q}$	12 ns	32 mW	SN54LS375	J, W	SN74LS375	J, N	7-478
QUAD $\bar{S}$ - $\bar{R}$ (SSI)	4	None	Q	12 ns	90 mW	SN54279	J, W	SN74279	J, N	6-60
		None	Q	12 ns	19 mW	SN54LS279	J, W	SN74LS279	J, N	

### CLOCK GENERATOR CIRCUITS

DESCRIPTION	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
		-55°C to 125°C		0°C to 70°C		
		Part No.	Package	Part No.	Package	
CLOCK GENERATOR/DRIVERS (FOR TMS 9900) (FOR TMS 8080A)	669 mW			SN74LS362*	J, N	7-460
	719 mW			SN74LS424	J, N	7-507
DUAL VOLTAGE-CONTROLLED OSCILLATOR WITH ENABLE	90 mW	SN54LS124	J, W	SN74LS124	J, N	7-123
	525 mW	SN54S124	J, W	SN74S124	J, N	7-123
	90 mW	SN54LS326	J, W	SN74LS326	J, N	7-445
DUAL VOLTAGE-CONTROLLED OSCILLATOR	150 mW	SN54LS325	J, W	SN74LS325	J, N	7-445
	150 mW	SN54LS327	J, W	SN74LS327	J, N	
VOLTAGE-CONTROLLED OSCILLATOR WITH ENABLE	90 mW	SN54LS324	J, W	SN74LS324	J, N	7-445
DUAL 30-MHz PULSE SYNCHRONIZERS/DRIVERS	255 mW	SN54120	J, W	SN74120	J, N	7-118
QUAD COMPLIMENTARY GATES (CLOCK/CLOCK) [SSI]	125 mW	SN54265	J, W	SN74265	J, N	6-89

### CODE CONVERTERS

DESCRIPTION	TYPICAL DELAY TIME PER PACKAGE LEVEL	TYPICAL TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
			-55°C to 125°C		0°C to 70°C		
			Part No.	Package	Part No.	Package	
6-LINE-BCD TO 6-LINE BINARY, OR 4-LINE TO 4-LINE BCD 9's/BCD 10's CONVERTERS	25 ns	280 mW	SN54184	J, W	SN74184	J, N	7-290
6-BIT-BINARY TO 6-BIT-BCD CONVERTERS	25 ns	280 mW	SN54185A	J, W	SN74185A	J, N	7-290

\*New product in development as of October 1976.

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### PRIORITY ENCODERS/REGISTERS

DESCRIPTION	TYPICAL DELAY TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
			-55°C to 125°C		0°C to 70°C		
			Part No.	Package	Part No.	Package	
FULL BCD PRIORITY ENCODERS	10 ns	225 mW	SN54147	J, W	SN74147	J, N	7-151
	15 ns	60 mW	SN54LS147*	J, W	SN74LS147*	J, N	
CASCADABLE OCTAL PRIORITY ENCODERS	12 ns	190 mW	SN54148	J, W	SN74148	J, N	7-151
	15 ns	60 mW	SN54LS148*	J, W	SN74LS148*	J, N	
CASCADABLE OCTAL PRIORITY ENCODERS WITH 3-STATE OUTPUTS	16 ns	63 mW	SN54LS348*	J, W	SN74LS348*	J, N	7-448
4-BIT CASCADABLE PRIORITY REGISTERS	35 ns	275 mW	SN54278	J, W	SN74278	J, N	7-403

### DATA SELECTORS/MULTIPLEXERS

DESCRIPTION	TYPE OF OUTPUT	TYPICAL DELAY TIMES			TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
		DATA TO INV OUTPUT	DATA TO NON-INV OUTPUT	FROM ENABLE		-55°C to 125°C		0°C to 70°C		
		Part No.	Package	Part No.		Package	Part No.	Package	Part No.	
16-LINE-TO-1-LINE	2-State	11 ns		18 ns	200 mW	SN54150	J, W	SN74150	J, N	7-157
DUAL 8-LINE-TO-1-LINE	3-State	10 ns		17 ns	220 mW			SN74351	N	7-451
8-LINE-TO-1-LINE	3-State	4.5 ns	8 ns	14 ns	275 mW	SN54S251	J, W	SN74S251	J, N	7-362
	3-State	17 ns	21 ns	21 ns	250 mW	SN54251	J, W	SN74251	J, N	7-362
	3-State	17 ns	21 ns	21 ns	35 mW	SN54LS251	J, W	SN74LS251	J, N	7-362
	2-State	4.5 ns	8 ns	9 ns	225 mW	SN54S151	J, W	SN74S151	J, N	7-157
	2-State	8 ns	16 ns	22 ns	145 mW	SN54151A	J, W	SN74151A	J, N	7-157
	2-State	8 ns			130 mW	SN54152A	W			7-157
	2-State	11 ns	18 ns	27 ns	30 mW	SN54LS151	J, W	SN74LS151	J, N	7-157
	2-State	11 ns		18 ns	28 mW	SN54LS152	W			7-157
DUAL 4-LINE-TO-1-LINE	3-State		12 ns	16 ns	35 mW	SN54LS253	J, W	SN74LS253	J, N	7-369
	2-State	15 ns		22 ns	31 mW	SN54LS352	J, W	SN74LS352	J, N	7-454
	3-State	12 ns		21 ns	43 mW	SN54LS353	J, W	SN74LS353	J, N	7-457
	2-State		6 ns	9.5 ns	225 mW	SN54S153	J, W	SN74S153	J, N	7-165
	2-State		14 ns	17 ns	180 mW	SN54153	J, W	SN74153	J, N	7-165
	2-State		14 ns	17 ns	31 mW	SN54LS153	J, W	SN74LS153	J, N	7-165
	2-State		27 ns	34 ns	90 mW	SN54L153	J	SN74L153	J, N	7-165
QUADRUPLE 2-LINE-TO-1-LINE WITH STORAGE	2-State		20 ns <sup>†</sup>		65 mW	SN54LS298	J, W	SN74LS298	J, N	7-432
	2-State		20 ns <sup>†</sup>		195 mW	SN54298	J, W	SN74298	J, N	7-432
	2-State		20 ns <sup>†</sup>		32 mW	SN54LS398	J	SN74LS398	J, N	7-499
	2-State	20 ns <sup>†</sup>	20 ns <sup>†</sup>		37 mW	SN54LS399	J, W	SN74LS399	J, N	7-499
	2-State		120 ns <sup>†</sup>		25 mW	SN54L98	J	SN74L98	J, N	7-107
QUADRUPLE 2-LINE-TO-1-LINE	3-State	4 ns		14 ns	280 mW	SN54S258	J, W	SN74S258	J, N	7-372
	3-State		5 ns	14 ns	320 mW	SN54S257	J, W	SN74S257	J, N	7-372
	2-State	4 ns		7 ns	195 mW	SN54S158	J, W	SN74S158	J, N	7-181
	2-State		5 ns	8 ns	250 mW	SN54S157	J, W	SN74S157	J, N	7-181
	3-State	12 ns		20 ns	60 mW	SN54LS258A*	J, W	SN74LS258A*	J, N	7-372
	3-State		12 ns	20 ns	60 mW	SN54LS257A*	J, W	SN74LS257A*	J, N	7-372
	2-State	7 ns		12 ns	24 mW	SN54LS158	J, W	SN74LS158	J, N	7-181
	2-State		9 ns	14 ns	49 mW	SN54LS157	J, W	SN74LS157	J, N	7-181
	2-State		9 ns	14 ns	150 mW	SN54157	J, W	SN74157	J, N	7-181
	2-State		18 ns	27 ns	75 mW	SN54L157	J	SN74L157	J, N	7-181

<sup>†</sup>From clock.

\*New product in development as of October 1976.



## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE


### DECODERS/DEMULTIPLEXERS

DESCRIPTION	TYPE OF OUTPUT	TYPICAL SELECT TIME	TYPICAL ENABLE TIME	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55°C to 125°C		0°C to 70°C		
4-LINE-TO-16-LINE	Totem-Pole	23 ns	19 ns	170 mW	SN54154	J, W	SN74154	J, N	7-171
	Totem-Pole	46 ns	38 ns	85 mW	SN54L154	J	SN74L154	J, N	7-171
	Open-Collector	24 ns	19 ns	170 mW	SN54159	J, W	SN74159	J, N	7-188
4-LINE-TO-10-LINE, BCD-TO-DECIMAL	Totem-Pole	17 ns		35 mW	SN54LS42	J, W	SN54LS42	J, N	7-15
	Totem-Pole	17 ns		140 mW	SN5442A	J, W	SN7442A	J, N	
	Totem-Pole	34 ns		70 mW	SN54L42	J	SN74L42	J, N	
4-LINE-TO-10-LINE, EXCESS-3-TO-DECIMAL	Totem-Pole	17 ns		140 mW	SN5443A	J, W	SN7443A	J, N	7-15
	Totem-Pole	34 ns		70 mW	SN54L43	J	SN74L43	J, N	
4-LINE-TO-10-LINE EXCESS-3-GRAY-TO-DECIMAL	Totem-Pole	17 ns		140 mW	SN5444A	J, W	SN7444A	J, N	7-15
	Totem-Pole	34 ns		70 mW	SN54L44	J	SN74L44	J, N	
3-LINE-TO-8-LINE	Totem-Pole	8 ns	7 ns	245 mW	SN54S138	J, W	SN74S138	J, N	7-134
	Totem-Pole	22 ns	21 ns	31 mW	SN54LS138	J, W	SN74LS138	J, N	7-134
DUAL 2-LINE-TO-4-LINE	Totem-Pole	7.5 ns	6 ns	300 mW	SN54S139	J, W	SN74S139	J, N	7-134
	Totem-Pole	22 ns	19 ns	34 mW	SN54LS139	J, W	SN74LS139	J, N	7-134
	Totem-Pole	18 ns	15 ns	30 mW	SN54LS155	J, W	SN74LS155	J, N	7-175
	Totem-Pole	21 ns	16 ns	125 mW	SN54155	J, W	SN74155	J, N	7-175
	Open-Collector	23 ns	18 ns	125 mW	SN54156	J, W	SN74156	J, N	7-175
Open-Collector	33 ns	26 ns	31 mW	SN54LS156	J, W	SN74LS156	J, N	7-175	

### OPEN-COLLECTOR DISPLAY DECODERS/DRIVERS WITH COUNTERS/LATCHES

DESCRIPTION	OUTPUT SINK CURRENT	OFF-STATE OUTPUT VOLTAGE	TYP TOTAL POWER DISSIPATION	BLANKING	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55°C to 125°C		0°C to 70°C		
BCD COUNTER/ 4-BIT LATCH/ BCD-TO-DECIMAL DECODER/DRIVER	7 mA	55 V	340 mW				SN74142	J, N	7-140
BCD COUNTER/ 4-BIT LATCH/ BCD-TO-SEVEN- SEGMENT DECODER/ LED DRIVER	Constant Current 15 mA	7 V	280 mW	Ripple	SN54143	J, W	SN74143	J, N	7-143
BCD COUNTER/ 4-BIT LATCH/ BCD-TO-SEVEN- SEGMENT DECODER/ LAMP DRIVER	20 mA 25 mA	15 V 15 V	280 mW 280 mW	Ripple Ripple	SN54144	J, W	SN74144	J, N	7-143

### RESULTANT DISPLAYS USING '143, '144



# MSI/LSI FUNCTIONS


## FUNCTIONAL INDEX/SELECTION GUIDE

### OPEN-COLLECTOR DISPLAY DECODERS/DRIVERS


DESCRIPTION	OUTPUT SINK CURRENT	OFF-STATE OUTPUT VOLTAGE	TYP TOTAL POWER DISSIPATION	BLANKING	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55° C to 125° C		0° C to 70° C		
BCD-TO-DECIMAL DECODERS/DRIVERS	80 mA	30 V	215 mW	Invalid Codes	SN5445	J, W	SN7445	J, N	7-20
	80 mA	15 V	35 mW	Invalid Codes			SN74LS145	J, N	7-148
	12 mA	15 V	35 mW	Invalid Codes	SN54LS145	J, W			7-148
	80 mA	15 V	215 mW	Invalid Codes	SN54145	J, W	SN74145	J, N	7-148
	7 mA	60 V	80 mW	Invalid Codes			SN74141	J, N	7-138
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS	40 mA	30 V	320 mW	Ripple	SN5446A	J, W	SN7446A	J, N	7-22
	40 mA	30 V	320 mW	Ripple	SN54246	J, W	SN74246	J, N	7-22
	40 mA	15 V	320 mW	Ripple	SN5447A	J, W	SN7447A	J, N	7-22
	40 mA	15 V	320 mW	Ripple	SN54247	J, W	SN74247	J, N	7-351
	24 mA	15 V	35 mW	Ripple			SN74LS47	J, N	7-22
	24 mA	15 V	35 mW	Ripple			SN74LS247	J, N	7-351
	12 mA	15 V	35 mW	Ripple	SN54LS47	J, W			7-22
	12 mA	15 V	35 mW	Ripple	SN54LS247	J, W			7-351
	20 mA	30 V	133 mW	Ripple	SN54L46	J	SN74L46	J, N	7-22
	20 mA	15 V	133 mW	Ripple	SN54L47	J	SN74L47	J, N	7-22
	6.4 mA	5.5 V	265 mW	Ripple	SN5448	J, W	SN7448	J, N	7-22
	6.4 mA	5.5 V	265 mW	Ripple	SN54248	J, W	SN74248	J, N	7-351
	6 mA	5.5 V	125 mW	Ripple			SN74LS48	J, N	7-22
	6 mA	5.5 V	125 mW	Ripple			SN74LS248	J, N	7-351
	2 mA	5.5 V	125 mW	Ripple	SN54LS48	J, W			7-22
	2 mA	5.5 V	125 mW	Ripple	SN54LS248	J, W			7-351
	10 mA	5.5 V	165 mW	Direct	SN5449	W			7-22
	10 mA	5.5 V	265 mW	Direct	SN54249	J, W	SN74249	J, N	7-351
	8 mA	5.5 V	40 mW	Direct			SN74LS249	J, N	7-351
	8 mA	5.5 V	40 mW	Direct			SN74LS49	J, N	7-22
4 mA	5.5 V	40 mW	Direct	SN54LS49	J, W			7-22	
4 mA	5.5 V	40 mW	Direct	SN54LS249	J, W			7-351	

7

RESULTANT DISPLAYS USING '46A, '47A, '48, '49, 'L46, 'L47, 'LS47, 'LS48, 'LS49



RESULTANT DISPLAYS USING '246, '247, '248, '249, 'LS247, 'LS248, 'LS249



## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### BUS TRANSCEIVERS AND DRIVERS

DESCRIPTION	TYPICAL PROPAGATION DELAY TIMES	MAXIMUM SOURCE CURRENT	MAXIMUM SINK CURRENT	DEVICE TYPE AND PACKAGE				PAGE NO.
				-55°C to 125°C		0°C to 70°C		
CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS		-1 mA	10 mA			SN74S428	N	7-514
		-1 mA	10 mA			SN74S438	N	
OCTAL BUS TRANSCEIVERS	12 ns	-12 mA	12 mA	SN54LS245*	J	SN74LS245*	J, N	7-349
4-BIT BUS TRANSCEIVERS WITH STORAGE	10 ns	-6.5 mA	20 mA	SN54S226*	J, W	SN74S226*	J, N	7-345

### ASYNCHRONOUS COUNTERS (RIPPLE CLOCK)—NEGATIVE-EDGE TRIGGERED

DESCRIPTION	COUNT FREQ	PARALLEL LOAD	CLEAR	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55°C to 125°C		0°C to 70°C		
DECADE	50 MHz	Yes	Low	240 mW	SN54196	J, W	SN74196	J, N	7-331
	100 MHz	Yes	Low	375 mW	SN54S196	J, W	SN74S196	J, N	7-331
	35 MHz	Yes	Low	150 mW	SN54176	J, W	SN74176	J, N	7-259
	32 MHz	Set-to-9	High	40 mW	SN54LS90	J, W	SN74LS90	J, N	7-72
	32 MHz	Set-to-9	High	40 mW	SN54LS290	J, W	SN74LS290	J, N	7-423
	32 MHz	Set-to-9	High	160 mW	SN5490A	J, W	SN7490A	J, N	7-72
	32 MHz	Set-to-9	High	160 mW	SN54290	J, W	SN74290	J, N	7-423
	30 MHz	Yes	Low	60 mW	SN54LS196	J, W	SN74LS196	J, N	7-331
	3 MHz	Set-to-9	High	20 mW	SN54L90	J, T	SN74L90	J, N	7-72
4-BIT BINARY	50 MHz	Yes	Low	240 mW	SN54197	J, W	SN74197	J, N	7-331
	100 MHz	Yes	Low	375 mW	SN54S197	J, W	SN74S197	J, N	7-331
	35 MHz	Yes	Low	150 mW	SN54177	J, W	SN74177	J, N	7-259
	32 MHz	None	High	39 mW	SN54LS93	J, W	SN74LS93	J, N	7-72
	32 MHz	None	High	39 mW	SN54LS293	J, W	SN74LS293	J, N	7-423
	32 MHz	None	High	160 mW	SN5493A	J, W	SN7493A	J, N	7-72
	32 MHz	None	High	160 mW	SN54293	J, W	SN74293	J, N	7-423
	30 MHz	Yes	Low	60 mW	SN54LS197	J, W	SN74LS197	J, N	7-331
	3 MHz	None	High	20 mW	SN54L93	J, T	SN74L93	J, N	7-72
DIVIDE-BY-12	32 MHz	None	High	39 mW	SN54LS92	J, W	SN74LS92	J, N	7-72
	32 MHz	None	High	160 mW	SN5492A	J, W	SN7492A	J, N	
DUAL DECADE	25 MHz	None	High	210 mW	SN54390	J, W	SN74390	J, N	7-489
	35 MHz	None	High	75 mW	SN54LS390	J, W	SN74LS390	J, N	7-489
	25 MHz	Set-to-9	High	225 mW	SN54490	J, W	SN74490	J, N	7-520
	35 MHz	Set-to-9	High	75 mW	SN54LS490	J, W	SN74LS490	J, N	7-520
DUAL 4-BIT BINARY	25 MHz	None	High	190 mW	SN54393	J, W	SN74393	J, N	7-489
	35 MHz	None	High	75 mW	SN54LS393	J, W	SN74LS393	J, N	7-489

7

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### SYNCHRONOUS COUNTERS—POSITIVE-EDGE TRIGGERED

DESCRIPTION	COUNT FREQ	PARALLEL LOAD	CLEAR	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE				PAGE NO.
					-55°C to 125°C		0°C to 70°C		
					Part No.	Package	Part No.	Package	
DECADE	40 MHz	Sync	Sync-L	475 mW	SN54S162	J, W	SN74S162	J, N	7-190
	25 MHz	Sync	Sync-L	93 mW	SN54LS162A	J, W	SN74LS162A	J, N	
	25 MHz	Sync	Async-L	93 mW	SN54LS160A	J, W	SN74LS160A	J, N	
	25 MHz	Sync	Sync-L	305 mW	SN54162	J, W	SN74162	J, N	
	25 MHz	Sync	Async-L	305 mW	SN54160	J, W	SN74160	J, N	
DECADE UP/DOWN	40 MHz	Sync	None	500 mW	SN54S168	J, W	SN74S168	J, N	7-226
	25 MHz	Sync	None	100 mW	SN54LS168A	J, W	SN74LS168A	J, N	7-226
	25 MHz	Async	Async-H	85 mW	SN54LS192	J, W	SN74LS192	J, N	7-306
	25 MHz	Async	Async-H	325 mW	SN54192	J, W	SN74192	J, N	7-306
	20 MHz	Async	None	100 mW	SN54LS190	J, W	SN74LS190	J, N	7-296
	20 MHz	Async	None	325 mW	SN54190	J, W	SN74190	J, N	7-296
	3 MHz	Async	Async-H	42 mW	SN54L192	J	SN74L192	J, N	7-306
DECADE RATE MULTIPLIER, $\frac{1}{N_{10}}$	25 MHz	Set-to-9	Async-H	270 mW	SN54167	J, W	SN74167	J, N	7-222
4-BIT BINARY	40 MHz	Sync	Sync-L	475 mW	SN54S163	J, W	SN74S163	J, N	7-190
	25 MHz	Sync	Sync-L	93 mW	SN54LS163A	J, W	SN74LS163A	J, N	
	25 MHz	Sync	Async-L	93 mW	SN54LS161A	J, W	SN74LS161A	J, N	
	25 MHz	Sync	Sync-L	305 mW	SN54163	J, W	SN74163	J, N	
	25 MHz	Sync	Async-L	305 mW	SN54161	J, W	SN74161	J, N	
4-BIT BINARY UP/DOWN	40 MHz	Sync	None	500 mW	SN54S169	J, W	SN74S169	J, N	7-226
	25 MHz	Sync	None	100 mW	SN54LS169A	J, W	SN74LS169A	J, N	7-226
	25 MHz	Async	Async-H	85 mW	SN54LS193	J, W	SN74LS193	J, N	7-306
	25 MHz	Async	Async-H	325 mW	SN54193	J, W	SN74193	J, N	7-306
	20 MHz	Async	None	90 mW	SN54LS191	J, W	SN74LS191	J, N	7-296
	20 MHz	Async	None	325 mW	SN54191	J, W	SN74191	J, N	7-296
	3 MHz	Async	Async-H	42 mW	SN54L193	J	SN74L193	J, N	7-306
6-BIT BINARY RATE MULTIPLIER, $\frac{1}{N_2}$	25 MHz		Async-H	345 mW	SN5497	J, W	SN7497	J, N	7-102

7

### BIPOLAR BIT-SLICE PROCESSOR ELEMENTS†

DESCRIPTION	CASCADABLE TO N-BITS	TYPICAL $\mu$ -OPERATION TIME	TECHNOLOGY	DEVICE TYPE AND PACKAGE			
				-55°C to 125°C		0°C to 70°C	
				Part No.	Package	Part No.	Package
4-BIT SLICE	Yes	100 ns	STTL	SN54S481	J	SN74S481	J, N
	Yes	230 ns	I <sup>2</sup> L	SBP0400AM	J	SBP0400AC	J, N
	Yes	230 ns	I <sup>2</sup> L	SBP0401AM	J	SBP0401AC	J, N

### FIRST-IN FIRST-OUT MEMORIES (FIFO'S)†

DESCRIPTION	TYPE OF OUTPUT	DELAY TIME FROM CLOCK	TYP TOTAL POWER DISSIPATION	DEVICE TYPE AND PACKAGE			
				-55°C to 125°C		0°C to 70°C	
				Part No.	Package	Part No.	
ASYNCHRONOUS 16 X 5	3-State	50 ns	400 mW			SN74S225	J

†See Bipolar Microcomputer Components Data Book, LCC4270.

## MSI/LSI FUNCTIONS FUNCTIONAL INDEX/SELECTION GUIDE

### RANDOM-ACCESS READ-WRITE MEMORIES (RAM'S)

DESCRIPTION	ORGANIZATION	TYPE OF OUTPUT	TYPICAL ADDRESS TIME	TYPICAL ENABLE TIME	TYPICAL POWER DISSIPATION PER BIT	DEVICE TYPE AND PACKAGE				PAGE NO.
						-55°C to 125°C		0°C to 70°C		
						Part No.	Package	Part No.	Package	
1024-BIT ARRAYS WITH POWER-DOWN	1024 X 1	3-State	65 ns	20 ns	0.2/0.07 mW	SN54LS215	JD	SN74LS215	JD, N	†
	1024 X 1	O-C	65 ns	20 ns	0.2/0.07 mW	SN54LS315	JD	SN74LS315	JD, N	†
1024-BIT ARRAYS	1024 X 1	3-State	65 ns	20 ns	0.2 mW	SN54LS214	JD	SN74LS214	JD, N	†
	1024 X 1	3-State	30 ns	15 ns	0.51 mW	SN54S214	JD	SN74S214	JD, N	†
	1024 X 1	O-C	65 ns	20 ns	0.2 mW	SN54LS314	JD	SN74LS314	JD, N	†
	1024 X 1	O-C	30 ns	15 ns	0.51 mW	SN54S314	JD	SN74S314	JD, N	†
	256 X 4	3-State	60 ns	20 ns	0.3 mW	SN54LS207	J	SN74LS207	J, N	†
	256 X 4	3-State	40 ns	15 ns	0.59 mW	SN54S207	J	SN74S207	J, N	†
	256 X 4	3-State	60 ns	20 ns	0.3 mW	SN54LS208	J	SN74LS208	J, N	†
	256 X 4	3-State	40 ns	15 ns	0.59 mW	SN54S208	J	SN74S208	J, N	†
256-BIT ARRAYS WITH POWER-DOWN	256 X 1	3-State	35 ns	15 ns	1.1/0.39 mW	SN54LS202	J, W	SN74LS202	J, N	†
	256 X 1	O-C	35 ns	15 ns	1.1/0.39 mW	SN54LS302	J, W	SN74LS302	J, N	†
256-BIT ARRAYS	256 X 1	3-State	35 ns	15 ns	1.1 mW	SN54LS200A	J, W	SN74LS200A	J, N	†
	256 X 1	3-State	25 ns	15 ns	1.9 mW	SN54S200A	J, W	SN74S200A	J, N	†
	256 X 1	3-State	42 ns	17 ns	1.9 mW	SN54S201	J, W	SN74S201	J, N	†
	256 X 1	O-C	35 ns	15 ns	1.1 mW	SN54LS300A	J, W	SN74LS300A	J, N	†
	256 X 1	O-C	25 ns	15 ns	1.9 mW	SN54S300A	J, W	SN74S300A	J, N	†
	256 X 1	O-C	42 ns	13 ns	1.9 mW	SN54S301	J, W	SN74S301	J, N	†
64-BIT ARRAYS	16 X 4	3-State	25 ns	12 ns	5.9 mW	SN54S189	J, W	SN74S189	J, N	†
	16 X 4	O-C	25 ns	12 ns	5.9 mW	SN54S289	J, W	SN74S289	J, N	†
	16 X 4	O-C	32 ns	30 ns	5.9 mW			SN7489	J, N	†
16-BIT ARRAYS	16 X 1	O-C	15 ns	15 ns	14 mW	SN5481A	J, W	SN7481A	J, N	†
	16 X 1	O-C	15 ns	15 ns	14 mW	SN5484A	J, W	SN7484A	J, N	†
16-BIT MULTIPLE-PORT REGISTER FILE	8 X 2	3-State	33 ns	15 ns	35 mW			SN74172	J, N	7-245
16-BIT REGISTER FILE	4 X 4	O-C	27 ns	15 ns	7.8 mW	SN54LS170	J, W	SN74LS170	J, N	7-237
	4 X 4	O-C	30 ns	15 ns	40 mW	SN54170	J, W	SN74170	J, N	7-237
	4 X 4	3-State	24 ns	19 ns	9.3 mW	SN54LS670	J, W	SN74LS670	J, N	7-526

7

### READ-ONLY MEMORIES (ROM'S)†

DESCRIPTION	ORGANIZATION	TYPE OF OUTPUT	TYPICAL ADDRESS TIME	TYPICAL ENABLE TIME	TYPICAL POWER DISSIPATION PER BIT	DEVICE TYPE AND PACKAGE			
						-55°C to 125°C		0°C to 70°C	
						Part No.	Package	Part No.	Package
2048-BIT ARRAYS	512 X 4	O-C	45 ns	15 ns	0.26 mW	SN54S270	J	SN74S270	J, N
	256 X 8	O-C	45 ns	15 ns	0.26 mW	SN54S271	J	SN74S271	J, N
	512 X 4	3-State	45 ns	15 ns	0.26 mW	SN54S370	J	SN74S370	J, N
	256 X 8	3-State	45 ns	15 ns	0.26 mW	SN54S371	J	SN74S371	J, N
1024-BIT ARRAYS	256 X 4	O-C	40 ns	20 ns	0.46 mW	SN54187	J, W	SN74187	J, N
256-BIT ARRAYS	32 X 8	O-C	26 ns	22 ns	1.1 mW	SN5488A	J, W	SN7488A	J, N

†See Bipolar Microcomputer Components Data Book, LCC4270.

TTL  
MSI

## TYPES SN5442A THRU SN5444A, SN54L42 THRU SN54L44, SN54LS42, SN7442A THRU SN7444A, SN74L42 THRU SN74L44, SN74LS42 4-LINE-TO-10-LINE DECODERS (1-OF-10)

BULLETIN NO. DL-S 7611861, MARCH 1974—REVISED OCTOBER 1976

'42A, 'L42, 'LS42 . . . BCD-TO-DECIMAL  
'43A, 'L43 . . . EXCESS-3-TO-DECIMAL  
'44A, 'L44 . . . EXCESS-3-GRAY-TO-DECIMAL

- All Outputs Are High for Invalid Input Conditions
- Also for Application as  
4-Line-to-16-Line Decoders  
3-Line-to-8-Line Decoders
- Diode-Clamped Inputs

SN5442A THRU SN5444A, SN54LS42 . . . J OR W PACKAGE  
SN54L42 THRU SN54L44 . . . J PACKAGE  
SN7442A THRU SN7444A,  
SN74L42 THRU SN74L44, SN74LS42 . . . J OR N PACKAGE  
(TOP VIEW)


TYPES	TYPICAL	TYPICAL
	POWER DISSIPATION	PROPAGATION DELAYS
'42A, '43A, '44A	140 mW	17 ns
'L42, 'L43, 'L44	70 mW	49 ns
'LS42	35 mW	17 ns

**description**

These monolithic decimal decoders consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.

The '42A, 'L42, and 'LS42 BCD-to-decimal decoders, the '43A and 'L43 excess-3-to-decimal decoders, and the '44A and 'L44 excess-3-gray-to-decimal decoders feature inputs and outputs that are compatible for use with most TTL and other saturated low-level logic circuits. D-c noise margins are typically one volt.

Series 54, 54L, and 54LS circuits are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74, 74L, and 74LS circuits are characterized for operation from 0°C to 70°C.



positive logic: see function table

FUNCTION TABLE

NO.	'42A, 'L42, 'LS42 BCD INPUT				'43A, 'L43 EXCESS-3-INPUT				'44A, 'L44 EXCESS-3-GRAY INPUT				ALL TYPES DECIMAL OUTPUT									
	D	C	B	A	D	C	B	A	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	L	H	H	L	L	H	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	L	H	L	L	L	H	H	L	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	L	H	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	L	H	H	L	L	H	L	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	L	H	H	H	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	L	L	L	H	H	L	L	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	L	H	L	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	L	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	L	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	H	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H








H = high level, L = low level

7

**TYPES SN5442A THRU SN5444A, SN541A2 THRU SN541A4,  
SN54LS42, SN7442A THRU SN7444A, SN741A2 THRU SN741A4, SN74LS42  
4-LINE-TO-10-LINE DECODERS (1-OF-10)**

REVISED OCTOBER 1976

functional block diagrams and schematics of inputs and outputs



'42A THRU '44A:  $R_{eq} = 4 \text{ k}\Omega \text{ NOM}$   
'L42 THRU 'L44:  $R_{eq} = 8 \text{ k}\Omega \text{ NOM}$

'42A THRU '44A:  $R = 130 \Omega \text{ NOM}$   
'L42 THRU 'L44:  $R = 260 \Omega \text{ NOM}$

7

## TYPES SN5442A, SN5443A, SN5444A, SN7442A, SN7443A, SN7444A 4-LINE-TO-10-LINE DECODERS (1-OF-10)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5442A SN5443A SN5444A			SN7442A SN7443A SN7444A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
	Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	
High-level output current, $I_{OH}$	-800			800			$\mu$ A
Low-level output current, $I_{OL}$	16			16			mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5442A SN5443A SN5444A			SN7442A SN7443A SN7444A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
		$V_{IH}$ High-level input voltage	2		2			
$V_{IL}$ Low-level input voltage	0.8		0.8				V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5		-1.5				V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1		1				mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40		40				$\mu$ A
$I_{IL}$ Low level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6		-1.6				mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-20	-55		-18	-55		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	28		41		28	56	mA

† For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs grounded.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 2 levels of logic	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3	14	25		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 3 levels of logic		17	30		ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 2 levels of logic		10	25		ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 3 levels of logic		17	30		ns

NOTE 3: Load circuits and waveforms are shown on page 3-10.



## TYPES SN54L42, SN54L43, SN54L44, SN74L42, SN74L43, SN74L44 4-LINE-TO-10-LINE DECODERS (1-OF-10)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54L' Circuits	-55°C to 125°C
SN74L' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54L42 SN54L43 SN54L44			SN74L42 SN74L43 SN74L44			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	8			8			mA
Operating free-air temperature, $T_A$	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$ High-level input voltage		2			V	
$V_{IL}$ Low-level input voltage				0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 8 \text{ mA}$	0.2		0.4	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.8	mA	
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-9		-28	mA	
$I_{CC}$ Supply Current	$V_{CC} = \text{MAX}$ , See Note 2			14	22	mA
				SN54L'		
				SN74L'		

† For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open and inputs grounded.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 2 levels of logic	$C_L = 15 \text{ pF}$ , $R_L = 800 \Omega$ , See Note 3	10	44	60	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 3 levels of logic			46	70	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 2 levels of logic			10	34	50	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 3 levels of logic				52	70	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54LS42, SN74LS42 4-LINE-TO-10-LINE DECODERS (1-OF-10)

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS42	-55°C to 125°C
SN74LS42	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS42			SN74LS42			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS42			SN74LS42			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
							0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	7	13		7	13		mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open and inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 2 levels of logic	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega, \text{ See Note 4}$		15	25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from A, B, C, or D through 3 levels of logic			20	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 2 levels of logic			15	25	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A, B, C, and D through 3 levels of logic			20	30	ns

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI

**TYPES SN5445, SN7445**  
**BCD-TO-DECIMAL DECODERS/DRIVERS**

BULLETIN NO. DL-S 7211816, DECEMBER 1972

FOR USE AS LAMP, RELAY, OR MOS DRIVERS

featuring

- Full Decoding of Input Logic
- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions

logic

FUNCTION TABLE

NO.	INPUTS				OUTPUTS										
	D	C	B	A	0	1	2	3	4	5	6	7	8	9	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H


7

H = high level (off), L = low level (on)


description

These monolithic BCD-to-decimal decoders/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature TTL inputs and high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers. Each of the high-breakdown output transistors (30 volts) will sink up to 80 milliamperes of current. Each input is one normalized Series 54/74 load. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 215 milliwatts.

SN5445 . . . J OR W PACKAGE  
SN7445 . . . J OR N PACKAGE  
(TOP VIEW)



functional block diagram



# TYPES SN5445, SN7445 BCD-TO-DECIMAL DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Maximum current into any output (off-state)	1 mA
Operating free-air temperature: SN5445 Circuits	-55°C to 125°C
SN7445 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN5445			SN7445			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage				30			V
Operating free-air temperature, $T_A$	-55			0			70 °C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage					0.8 V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$				-1.5 V
$V_{O(on)}$ On-state output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}$			$I_{O(on)} = 80 \text{ mA}$ $I_{O(on)} = 20 \text{ mA}$	0.5 0.9 0.4 V
	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, V_{O(off)} = 30 \text{ V}$				250 $\mu\text{A}$
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				1 mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$				40 $\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				-1.6 mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	SN5445		43	62 mA
		SN7445		43	70

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.



7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 100 \Omega,$ See Note 3				50 ns
$t_{PHL}$ Propagation delay time, high-to-low-level output					50 ns

NOTE 3: Load circuit and waveforms are shown on page 3-10.

### schematics of inputs and outputs



**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49**  
**BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**  
 BULLETIN NO. DL-S 7611811, MARCH 1974—REVISED OCTOBER 1976

- |   |   |  |
|---|---|--|
| <p>'46A, '47A, 'L46, 'L47, 'LS47<br/>feature</p> <ul style="list-style-type: none"> <li>• Open-Collector Outputs Drive Indicators Directly</li> <li>• Lamp-Test Provision</li> <li>• Leading/Trailing Zero Suppression</li> </ul> | <p>'48, 'LS48<br/>feature</p> <ul style="list-style-type: none"> <li>• Internal Pull-Ups Eliminate Need for External Resistors</li> <li>• Lamp-Test Provision</li> <li>• Leading/Trailing Zero Suppression</li> </ul> | <p>'49, 'LS49<br/>feature</p> <ul style="list-style-type: none"> <li>• Open-Collector Outputs</li> <li>• Blanking Input</li> </ul> |
|---|---|--|
- All Circuit Types Feature Lamp Intensity Modulation Capability


TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION	PACKAGES
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE		
SN5446A	low	open-collector	40 mA	30 V	320 mW	J, W
SN5447A	low	open-collector	40 mA	15 V	320 mW	J, W
SN5448	high	2-k $\Omega$ pull-up	6.4 mA	5.5 V	265 mW	J, W
SN5449	high	open-collector	10 mA	5.5 V	165 mW	W
SN54L46	low	open-collector	20 mA	30 V	160 mW	J
SN54L47	low	open-collector	20 mA	15 V	160 mW	J
SN54LS47	low	open-collector	12 mA	15 V	35 mW	J, W
SN54LS48	high	2-k $\Omega$ pull-up	2 mA	5.5 V	125 mW	J, W
SN54LS49	high	open-collector	4 mA	5.5 V	40 mW	J, W
SN7446A	low	open-collector	40 mA	30 V	320 mW	J, N
SN7447A	low	open-collector	40 mA	15 V	320 mW	J, N
SN7448	high	2-k $\Omega$ pull-up	6.4 mA	5.5 V	265 mW	J, N
SN74L46	low	open-collector	20 mA	30 V	160 mW	J, N
SN74L47	low	open-collector	20 mA	15 V	160 mW	J, N
SN74LS47	low	open-collector	24 mA	15 V	35 mW	J, N
SN74LS48	high	2-k $\Omega$ pull-up	6 mA	5.5 V	125 mW	J, N
SN74LS49	high	open-collector	8 mA	5.5 V	40 mW	J, N

7

'46A, '47A, 'L46, 'L47, 'LS47  
(TOP VIEW)

'48, 'LS48  
(TOP VIEW)

'49, 'LS49  
(TOP VIEW)




# TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

## description

The '46A, 'L46, '47A, 'L47, and 'LS47 feature active-low outputs designed for driving common-anode VLEDs or incandescent indicators directly, and the '48, '49, 'LS48, 'LS49 feature active-high outputs for driving lamp buffers or common-cathode VLEDs. All of the circuits except '49 and 'LS49 have full ripple-blanking input/output controls and a lamp test input. The '49 and 'LS49 circuits incorporate a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

The '46A, '47A, '48, 'L46, 'L47, 'LS47, and 'LS48 circuits incorporate automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) of these types may be performed at any time when the BI/RBO node is at a high level. All types (including the '49 and 'LS49) contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

The SN54246/SN74246 through '249 and the SN54LS247/SN74LS247 through 'LS249 compose the  $\bar{5}$  and the  $\bar{7}$  with tails and have been designed to offer the designer a choice between two indicator fonts. The SN54249/SN74249 and SN54LS249/SN74LS249 are 16-pin versions of the 14-pin SN5449 and 'LS49. Included in the '249 circuit and 'LS249 circuits are the full functional capability for lamp test and ripple blanking, which is not available in the '49 or 'LS49 circuit.



'46A, '47A, 'L46, 'L47, 'LS47 FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO <sup>†</sup>	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF	
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON	
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	
6	H	X	L	H	H	L	H	OFF	OFF	ON	ON	ON	ON	ON	
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	OFF	ON	ON	
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON	
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON	
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	4

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

<sup>†</sup>BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49,  
SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49  
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

**'48, 'LS48  
FUNCTION TABLE**

DECIMAL OR FUNCTION	INPUTS					BI/RBO†	OUTPUTS							NOTE	
	LT	RBI	D	C	B		A	a	b	c	d	e	f		g
0	H	H	L	L	L	L	H	H	H	H	H	H	L	1	
1	H	X	L	L	L	H	H	L	H	H	L	L	L		
2	H	X	L	L	H	L	H	H	L	H	H	L	H		
3	H	X	L	L	H	H	H	H	H	H	L	L	H		
4	H	X	L	H	L	L	H	L	H	H	L	L	H		H
5	H	X	L	H	L	H	H	H	L	H	H	L	H		H
6	H	X	L	H	H	L	H	L	L	H	H	H	H		H
7	H	X	L	H	H	H	H	H	H	H	L	L	L		L
8	H	X	H	L	L	L	H	H	H	H	H	H	H		H
9	H	X	H	L	L	H	H	H	H	H	L	L	H		H
10	H	X	H	L	H	L	H	L	L	L	H	H	L		H
11	H	X	H	L	H	H	H	L	L	H	H	L	L		H
12	H	X	H	H	L	L	H	L	H	L	L	L	H		H
13	H	X	H	H	L	H	H	H	L	L	H	L	H		H
14	H	X	H	H	H	L	H	L	L	L	H	H	H		H
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	2	
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	3	
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	4	

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high, if blanking of a decimal zero is not desired.  
2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.  
3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).  
4. When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.

†BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

**'49, 'LS49  
FUNCTION TABLE**

**7**


DECIMAL OR FUNCTION	INPUTS					BI	OUTPUTS							NOTE
	D	C	B	A	a		b	c	d	e	f	g		
0	L	L	L	L	H	H	H	H	H	H	L	1		
1	L	L	L	H	H	L	H	H	L	L	L			
2	L	L	H	L	H	H	H	L	H	H	L		H	
3	L	L	H	H	H	H	H	H	H	L	L		H	
4	L	H	L	L	H	L	H	H	L	L	H		H	
5	L	H	L	H	H	H	L	H	H	L	H		H	
6	L	H	H	L	H	L	L	H	H	H	H		H	
7	L	H	H	H	H	H	H	H	L	L	L		L	
8	H	L	L	L	H	H	H	H	H	H	H		H	
9	H	L	L	H	H	H	H	H	L	L	H		H	
10	H	L	H	L	H	L	L	L	H	H	L		H	
11	H	L	H	H	H	L	L	H	H	L	L		H	
12	H	H	L	L	H	L	H	L	L	L	H		H	
13	H	H	L	H	H	H	L	L	H	L	H		H	
14	H	H	H	L	H	L	L	L	H	H	H		H	
15	H	H	H	H	H	L	L	L	L	L	L	L		
BI	X	X	X	X	L	L	L	L	L	L	L	2		

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired.  
2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.

**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49,  
SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49  
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

functional block diagrams




7



**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47,  
SN7446A, '47A, '48, SN74L46, 'L47  
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

schematics of inputs and outputs




7


**TYPES .SN54LS47, 'LS48, 'LS49, SN74LS47, 'LS48, 'LS49  
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

schematics of inputs and outputs


'LS47, 'LS48, 'LS49




'LS47, 'LS48, 'LS49




'LS47



'LS48



'LS49



7

## TYPES SN5446A, SN5447A, SN7446A, SN7447A BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN5446A, SN5447A	-55°C to 125°C
SN7446A, SN7447A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN5446A			SN5447A			SN7446A			SN7447A			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V		
Off-state output voltage, $V_{O(off)}$	a thru g			30			15			30			15	V	
On-state output current, $I_{O(on)}$	a thru g			40			40			40			40	mA	
High-level output current, $I_{OH}$	BI/RBO			-200			-200			-200			-200	$\mu$ A	
Low-level output current, $I_{OL}$	BI/RBO			8			8			8			8	mA	
Operating free-air temperature, $T_A$	-55			125			-55			125			0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT	
$V_{IH}$	High-level input voltage		2			V	
$V_{IL}$	Low-level input voltage				0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V	
$V_{OH}$	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -200 \mu\text{A}$	2.4	3.7		V	
$V_{OL}$	Low-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$	0.27	0.4		V	
$I_{O(off)}$	Off-state output current	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{O(off)} = \text{MAX}$			250	$\mu$ A	
$V_{O(on)}$	On-state output voltage	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{O(on)} = 40 \text{ mA}$	0.3	0.4		V	
$I_I$	Input current at maximum input voltage	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40	$\mu$ A	
$I_{IL}$	Low-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6	mA	
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$			-4	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2			64	85	mA
					SN54'	SN74'	
					64	103	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input	$C_L = 15 \text{ pF}, R_L = 120 \Omega$ , See Note 3			100	ns
$t_{on}$	Turn-on time from A input				100	
$t_{off}$	Turn-off time from RBI input				100	ns
$t_{on}$	Turn-on time from RBI input				100	

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10;  $t_{off}$  corresponds to  $t_{pLH}$  and  $t_{on}$  corresponds to  $t_{pHL}$ .

## TYPES SN54L46, SN54L47, SN74L46, SN74L47 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Peak output current ( $t_w \leq 1$ ms, duty cycle $\leq 10\%$ )	200 mA
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54L46, SN54L47	$-55^\circ\text{C}$ to $125^\circ\text{C}$
SN74L46, SN74L47	$0^\circ\text{C}$ to $70^\circ\text{C}$
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54L46			SN54L47			SN74L46			SN74L47			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V		
Off-state output voltage, $V_{O(off)}$	a thru g			30			15			30			15	V	
On-state output current, $I_{O(on)}$	a thru g			20			20			20			20	mA	
High-level output current, $I_{OH}$	BI/RBO			-100			-100			-100			-100	$\mu\text{A}$	
Low-level output current, $I_{OL}$	BI/RBO			4			4			4			4	mA	
Operating free-air temperature, $T_A$	-55			125			-55			125			0	70	$^\circ\text{C}$

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{IK}$	Input clamp voltage	Any input except BI/RBO	$V_{CC} = \text{MIN}, I_I = -12$ mA			-1.5	V
$V_{OH}$	High-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{OH} = -100$ $\mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{OL} = 4$ mA	0.2		0.4	V
$I_{O(off)}$	Off-state output current	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $V_{O(off)} = \text{MAX}$			250	$\mu\text{A}$
$V_{O(on)}$	On-state output voltage	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2$ V, $V_{IL} = 0.8$ V, $I_{O(on)} = 20$ mA	0.3		0.4	V
$I_I$	Input current at maximum input voltage	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 5.5$ V			1	mA
$I_{IH}$	High-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 2.4$ V			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 0.4$ V			-0.8	mA
		BI/RBO				-2	
$I_{OS}$	Short-circuit output current	BI/RBO	$V_{CC} = \text{MAX}$			-2	mA
$I_{CC}$	Supply current		$V_{CC} = \text{MAX},$ See Note 2	SN54L'	32	43	mA
				SN74L'	32	52	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input	$C_L = 15$ pF, $R_L = 280$ $\Omega$ , See Note 3				200	ns
$t_{on}$	Turn-on time from A input					200	
$t_{off}$	Turn-off time from RBI input					200	
$t_{on}$	Turn-on time from RBI input					200	

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10;  $t_{off}$  corresponds to  $t_{PLH}$  and  $t_{on}$  corresponds to  $t_{PHL}$ .

# TYPES SN54LS47, SN74LS47

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Peak output current ( $t_w \leq 1$ ms, duty cycle $\leq 10\%$ )	200 mA
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54LS47	-55°C to 125°C
SN74LS47	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS47			SN74LS47			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$	a thru g			15			V
On-state output current, $I_{O(on)}$	a thru g			12			24 mA
High-level output current, $I_{OH}$	BI/RBO			-50			-50 $\mu$ A
Low-level output current, $I_{OL}$	BI/RBO			1.6			3.2 mA
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS47			SN74LS47			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5			-1.5		V
$V_{OH}$ High-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -50 \mu\text{A}$	2.4	4.2		2.4	4.2		V
$V_{OL}$ Low-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 3.2 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_{O(off)}$ Off-state output current	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{O(off)} = 15 \text{ V}$			250			250	$\mu$ A
$V_{O(on)}$ On-state output voltage	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{O(on)} = 12 \text{ mA}$ $I_{O(on)} = 24 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	Any input except BI/RBO			-0.4			-0.4	mA
	BI/RBO			-1.2			-1.2	mA
$I_{OS}$ Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3		-2	-0.3		-2	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2		7	13		7	13	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$ Turn-off time from A input	$C_L = 15 \text{ pF}, R_L = 665 \Omega,$ See Note 4			100	ns
$t_{on}$ Turn-on time from A input				100	
$t_{off}$ Turn-off time from RBI input				100	ns
$t_{on}$ Turn-on time from RBI input				100	

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11;  $t_{off}$  corresponds to  $t_{pLH}$  and  $t_{on}$  corresponds to  $t_{pHL}$ .

## TYPES SN5448, SN7448 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN5448	-55°C to 125°C
SN7448	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5448			SN7448			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	a thru g	-400		-400		$\mu$ A	
	BI/RBO	-200		-200			
Low-level output current, $I_{OL}$	a thru g	6.4		6.4		mA	
	BI/RBO	8		8			
Operating free-air temperature, $T_A$	-55	125	0	70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage		2			V	
$V_{IL}$	Low-level input voltage				0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V	
$V_{OH}$	High-level output voltage	a thru g	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$		2.4	4.2	V
		BI/RBO			2.4	3.7	
$I_O$	Output current	a thru g	$V_{CC} = \text{MIN}, V_O = 0.85 \text{ V},$ Input conditions as for $V_{OH}$		-1.3	-2	mA
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = \text{MAX}$		0.27	0.4	V
$I_I$	Input current at maximum input voltage	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1		mA
$I_{IH}$	High-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40		$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6		mA
		BI/RBO			-4		
$I_{OS}$	Short-circuit output current	BI/RBO	$V_{CC} = \text{MAX}$		-4		mA
$I_{CC}$	Supply current	See Note 2	$V_{CC} = \text{MIN},$		53	76	mA
			SN5448	SN7448	53	90	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega,$ See Note 5			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input				100	
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input				100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input				100	

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS48, SN74LS48

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS48	-55°C to 125°C
SN74LS48	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS48			SN74LS48			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	a thru g	-100		-100		$\mu$ A	
	BI/RBO	-50		-50			
Low-level output current, $I_{OL}$	a thru g	2		6		mA	
	BI/RBO	1.6		3.2			
Operating free-air temperature, $T_A$	-55		125	0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS48			SN74LS48			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage		0.7			0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$	High-level output voltage	a thru g and BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	2.4	4.2		2.4	4.2		V
$I_O$	Output current	a thru g $V_{CC} = \text{MIN}, V_O = 0.85 \text{ V},$ Input conditions as for $V_{OH}$	-1.3	-2		-1.3	-2		mA
$V_{OL}$	Low-level output voltage	a thru g $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 2 \text{ mA}$		0.25	0.4	0.25	0.4	V
			$I_{OL} = 6 \text{ mA}$				0.35	0.5	
		BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 1.6 \text{ mA}$		0.25	0.4	0.25	0.4	V
			$I_{OL} = 3.2 \text{ mA}$				0.35	0.5	
$I_I$	Input current at maximum input voltage	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20			20			$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
		BI/RBO	-1.2			-1.2			
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3		-2	-0.3		-2	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2	25		38	25		38	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 4 \text{ k}\Omega,$			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input	See Note 6			100	
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input	$C_L = 15 \text{ pF}, R_L = 6 \text{ k}\Omega,$			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input	See Note 6			100	

NOTE 6: Load circuit and voltage waveforms are shown on page 3-11.

## TYPE SN5449

### BCD-TO-SEVEN-SEGMENT DECODER/DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Current forced into any output in the off state	1 mA
Operating free-air temperature range	-55°C to 125°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5449			UNIT
	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	V
High-level output voltage, $V_{OH}$			5.5	V
Low-level output current, $I_{OL}$			10	mA
Operating free-air temperature, $T_A$	-55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5449			UNIT
		MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.6	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -10 \text{ mA}$			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$		250		μA
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 10 \text{ mA}$	0.27	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	33	47		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 667 \Omega,$ See Note 5			100	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A input				100	
$t_{PHL}$ Propagation delay time, high-to-low-level output from RBI input				100	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from RBI input				100	

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.



# TYPES SN54LS49, SN74LS49

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54LS49	-55°C to 125°C
SN74LS49	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS49			SN74LS49			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS49			SN74LS49			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$			250			250	$\mu\text{A}$
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 8 \text{ mA}$					0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$		8	15		8	15	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$ Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$			100	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from A input	See Note 6			100	
$t_{PHL}$ Propagation delay time, high-to-low-level output from RBI input	$C_L = 15 \text{ pF}, R_L = 6 \text{ k}\Omega,$			100	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from RBI input	See Note 6			100	

NOTE 6: Load circuit and voltage waveforms are shown on page 3-11.

7

TTL  
MSI

**TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77,  
SN7475, SN74L75, SN74L77, SN74LS75**  
**4-BIT BISTABLE LATCHES**

BULLETIN NO. DLS 7611851, MARCH 1974—REVISED OCTOBER 1976

logic

**FUNCTION TABLE**  
(Each Latch)

INPUTS		OUTPUTS	
D	G	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	$Q_0$	$\bar{Q}_0$



H = high level, L = low level, X = irrelevant  
 $Q_0$  = the level of Q before the high-to-low transition of G

**description**

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

The '75, 'L75, and 'LS75 feature complementary Q and  $\bar{Q}$  outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77, 'L77, and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL or DTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54, 54L, and 54LS devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74, 74L, and 74LS devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



7

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**



Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '75, 'L75, '77, 'L77	5.5 V
'LS75, 'LS77	7 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54', SN54L', SN54LS' Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74', SN74L', SN74LS' Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.

**TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77,  
SN7475, SN74L75, SN74L77, SN74LS75**  
**4-BIT BISTABLE LATCHES**

REVISED OCTOBER 1976

functional block diagrams (each latch)



7

## TYPES SN5475, SN5477, SN7475 4-BIT BISTABLE LATCHES

### recommended operating conditions

	SN5475, SN5477			SN7475			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of enabling pulse, $t_W$	20			20			ns
Setup time, $t_{su}$	20			20			ns
Hold time, $t_h$	5			5			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	D input			80	$\mu$ A
		G input			160	
$I_{IL}$	Low-level input current	D input			-3.2	mA
		G input			-6.4	
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54 <sup>¶</sup>	-20	-57	mA
			SN74 <sup>¶</sup>	-18	-57	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3	SN54 <sup>¶</sup>	32	46	mA
			SN74 <sup>¶</sup>	32	53	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is tested with all inputs grounded and all outputs open.

7

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1	16	30	ns	
$t_{PHL}$				14	25		
$t_{PLH}^{\ddagger}$	D	$\bar{Q}$		24	40	ns	
$t_{PHL}^{\ddagger}$				7	15		
$t_{PLH}$	G	Q		16	30	ns	
$t_{PHL}$				7	15		
$t_{PLH}^{\ddagger}$	G	$\bar{Q}$		16	30	ns	
$t_{PHL}^{\ddagger}$				7	15		

<sup>◇</sup>  $t_{PLH} \equiv$  propagation delay time, low-to-high-level output

$t_{PHL} \equiv$  propagation delay time, high-to-low-level output

<sup>‡</sup> These parameters are not applicable for the SN5477.

## TYPES SN54L75, SN54L77, SN74L75, SN74L77

### 4-BIT BISTABLE LATCHES

#### recommended operating conditions

	SN54L75, SN54L77			SN74L75, SN74L77			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-200			-200	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Width of enabling pulse, $t_W$	100			100			ns
Setup time, $t_{su}$	40			40			ns
Hold time, $t_h$	10			10			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			$\rightarrow 1.5$	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -200 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 8 \text{ mA}$		0.2	0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	D input			40	$\mu$ A
		G input			80	
$I_{IL}$	Low-level input current	D input			-1.6	mA
		G input			-3.2	
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54L'	-10	-29	mA
			SN74L'	-9	-29	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3	SN54L'	16	23	mA
			SN74L'	16	27	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Nor more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is tested with all inputs grounded and all outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$ , $R_L = 800 \Omega$ , See Figure 1		32	60	ns
$t_{PHL}$					28	50	
$t_{PLH}\ddagger$	D	$\bar{Q}$			48	80	ns
$t_{PHL}\ddagger$					14	30	
$t_{PLH}$	G	Q			32	60	ns
$t_{PHL}$					14	30	
$t_{PLH}\ddagger$	G	$\bar{Q}$			32	60	ns
$t_{PHL}\ddagger$					14	30	

<sup>◇</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

<sup>‡</sup>These parameters are not applicable for the SN54L77 and SN74L77.

## TYPES SN54LS75, SN54LS77, SN74LS75 4-BIT BISTABLE LATCHES

### recommended operating conditions

	SN54LS75 SN54LS77			SN74LS75			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of enabling pulse, $t_W$	20			20			ns
Setup time, $t_{SU}$	20			20			ns
Hold time, $t_H$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS75 SN54LS77			SN74LS75			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			$I_{OL} = 4 \text{ mA}$					
				$I_{OL} = 8 \text{ mA}$					
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			D input				0.1	0.1
				G input				0.4	0.4
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			D input				20	20
				G input				80	80
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$			D input				-0.4	-0.4
				G input				-1.6	-1.6
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2			'LS75				6.3	12
				'LS77				6.9	13

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is tested with all inputs grounded and all outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>◊</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS75			'LS77			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Figure 1	15	27		11	19		ns
$t_{PHL}$				9	17		9	17		
$t_{PLH}$	D	$\bar{Q}$		12	20					ns
$t_{PHL}$				7	15					
$t_{PLH}$	G	Q		15	27		10	18		ns
$t_{PHL}$				14	25		10	18		
$t_{PLH}$	G	$\bar{Q}$		16	30					ns
$t_{PHL}$				7	15					


<sup>◊</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

**TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77,  
SN7475, SN74L75, SN74L77, SN74LS75**  
**4-BIT BISTABLE LATCHES**

**PARAMETER MEASUREMENT INFORMATION**

switching characteristics



- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50 \Omega$ ; for pulse generator A,  $PRR \leq 500$  kHz; for pulse generator B,  $PRR \leq 1$  MHz. Positions of D and G input pulses are varied with respect to each other to verify setup times.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. When measuring propagation delay times from the D input, the corresponding G input must be held high.
- E. For '75, '77, 'L75, and 'L77,  $V_{ref} = 1.5$  V; for 'LS75 and 'LS77,  $V_{ref} = 1.3$  V.
- † Complementary Q outputs are on the '75, 'L75, and 'LS75 only.


FIGURE 1

logic

FUNCTION TABLE  
(See Notes 1, 2, and 3)

INPUTS			OUTPUTS		
$C_n$	B	A	$\bar{C}_{n+1}$	$\bar{\Sigma}$	$\Sigma$
L	L	L	H	H	L
L	L	H	H	L	H
L	H	L	H	L	H
L	H	H	L	H	L
H	L	L	H	L	H
H	L	H	L	H	L
H	H	L	L	H	L
H	H	H	L	L	H

H = high level, L = low level



positive logic: see function table

- NOTES: 1.  $A = \bar{A}_C + \bar{A}^* + A1 \cdot A2$ ,  $B = \bar{B}_C + \bar{B}^* + B1 \cdot B2$ .  
 2. When  $A^*$  is used as an input,  $A1$  or  $A2$  must be low. When  $B^*$  is used as an input,  $B1$  or  $B2$  must be low.  
 3. When  $A1$  and  $A2$  or  $B1$  and  $B2$  are used as inputs,  $A^*$  or  $B^*$ , respectively, must be open or used to perform dot-AND logic.

description

These single-bit, high-speed, binary full adders with gated complementary inputs, complementary sum ( $\Sigma$  and  $\bar{\Sigma}$ ) outputs and inverted carry output are designed for medium- and high-speed, multiple-bit, parallel-add/serial-carry applications. These circuits (see schematic) utilize diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistor-transistor logic (TTL) for the sum and carry outputs and are entirely compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 4)	7 V
Input voltage (see Note 5)	5.5 V
Operating free-air temperature range: SN5480 Circuits	-55°C to 125°C
SN7480 Circuits	0° to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 4. Voltage values are with respect to network ground terminal.  
 5. Input signals must be zero or positive with respect to network ground terminal.

recommended operating conditions

	SN5480			SN7480			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$\Sigma$ or $\bar{\Sigma}$		-400			-400	$\mu A$
	$\bar{C}_{n+1}$		-200			-200	
	$A^*$ or $B^*$		-120			-120	
Low-level output current, $I_{OL}$	$\Sigma$ or $\bar{\Sigma}$		16			16	mA
	$\bar{C}_{n+1}$		8			8	
	$A^*$ or $B^*$		4.8			4.8	
Operating free-air temperature, $T_A$	-55		125	0		70	°C



## TYPES SN5480, SN7480

### GATED FULL ADDERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN5480			SN7480			UNIT		
			MIN	TYP‡	MAX	MIN	TYP‡	MAX			
V <sub>IH</sub>	High-level input voltage		2			2			V		
V <sub>IL</sub>	Low-level input voltage		0.8			0.8			V		
V <sub>OH</sub>	High-level output voltage	$\Sigma$ or $\Sigma$	V <sub>CC</sub> = MAX, I <sub>OH</sub> = -400 $\mu$ A		2.4	3.5	2.4	3.5	V		
		$\bar{C}_{n+1}$	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -200 $\mu$ A								
		A* or B*	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -120 $\mu$ A								
V <sub>OL</sub>	Low-level output voltage	$\Sigma$ or $\Sigma$	V <sub>CC</sub> = MAX, I <sub>OL</sub> = 16 mA		0.22	0.4	0.22	0.4	V		
		$\bar{C}_{n+1}$	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 8 mA								
		A* or B*	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 4.8 mA								
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA		
I <sub>IH</sub>	High-level input current	A <sub>1</sub> , A <sub>2</sub> , B <sub>1</sub> , B <sub>2</sub> , A <sub>C</sub> , or B <sub>C</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		15			15			$\mu$ A
		A* or B*			-1.1			-1.1			
		C <sub>n</sub>			200			200			
I <sub>IL</sub>	Low-level input current	A <sub>1</sub> , A <sub>2</sub> , B <sub>1</sub> , B <sub>2</sub> , A <sub>C</sub> , or B <sub>C</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1.6			-1.6			mA
		A* or B*			-2.6			-2.6			
		C <sub>n</sub>			-8			-8			
I <sub>OS</sub>	Short-circuit output-current§	$\Sigma$ or $\Sigma$	V <sub>CC</sub> = MAX		-20			-57			mA
		$\bar{C}_{n+1}$			-20			-70			
		A* or B*			-0.9			-2.9			
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 6	21 31			21 35			mA		

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time.

NOTE 6: I<sub>CC</sub> is measured with all inputs and outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	C <sub>n</sub>	$\bar{C}_{n+1}$	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 780 $\Omega$ , See Note 7	13	17	ns	
t <sub>PHL</sub>				8	12		
t <sub>PLH</sub>	B <sub>C</sub>	$\bar{C}_{n+1}$		18	25		
t <sub>PHL</sub>				38	55		
t <sub>PLH</sub>	A <sub>C</sub>	$\Sigma$	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 $\Omega$ , See Note 7	52	70	ns	
t <sub>PHL</sub>				62	80		
t <sub>PLH</sub>	B <sub>C</sub>	$\bar{\Sigma}$		38	55		
t <sub>PHL</sub>				56	75		
t <sub>PLH</sub>	A <sub>1</sub>	A*	C <sub>L</sub> = 15 pF, See Note 7	48	65	ns	
t <sub>PHL</sub>				17	25		
t <sub>PLH</sub>	B <sub>1</sub>	B*		48	65		
t <sub>PHL</sub>				17	25		


¶t<sub>PLH</sub>  $\equiv$  propagation delay time, low-to-high-level output

t<sub>PHL</sub>  $\equiv$  propagation delay time, high-to-low-level output


NOTE 7: The load for testing outputs A\* and B\* consists only of capacitance C<sub>L</sub> to ground. The load circuit for the other outputs and voltage waveforms are shown on page 3-10.

# TYPES SN5480, SN7480 GATED FULL ADDERS

## functional block diagram



## schematic



▽ ... VCC bus

Resistor values shown are nominal and in ohms.

7

TTL  
MSI

## TYPES SN5481A, SN5484A, SN7481A, SN7484A 16-BIT RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7211581, DECEMBER 1972

### description


Each of these 16-bit active-element memories is a high-speed, monolithic, transistor-transistor-logic (TTL) array of 16 flip-flops and two write amplifiers interconnected to form a scratch-pad memory with direct-address and nondestructive read-out. These devices are interchangeable with and replace SN5481, SN7481, SN5484, and SN7484, but feature diode-clamped inputs, improved switching speeds, and lower supply current requirements.

The flip-flops are arranged in a four-by-four matrix with each flip-flop representing one bit of 16 words. Four X-address lines and four Y-address lines permit the address of one bit at a time. Each flip-flop, composed of two cross-coupled three-emitter transistors, is used to store one bit. To determine if a logic 1 or logic 0 has been stored, it is necessary to know which one of the two flip-flop transistors is conducting. One emitter of each of these transistors serves as the sensing output. All 16 of the logic 1 sensing outputs are connected to the sense 1 (S<sub>1</sub>) amplifier input and all 16 of the logic 0 sensing outputs are connected to the sense 0 (S<sub>0</sub>) amplifier input. The two remaining emitters of each transistor are used to complete the matrix connections necessary for the X- and Y-address lines. Address line inputs are normally held low and currents from all conducting flip-flop transistors flow out of these address lines.


To address a flip-flop both the X- and Y-address lines associated with that flip-flop are taken to a high level. Due to the matrix nature of the circuit, at least one address line of all flip-flops except the one being addressed will continue to remain at a low level and no change will occur in those flip-flops. But, in the addressed flip-flop, the current in the conducting transistor diverts from the address lines to the appropriate sense line and then to one of the sense amplifiers. Thus, either the sense 1 amplifier or the sense 0 amplifier is activated. When this occurs, the output of the activated sense amplifier drops from a high logic level to a low logic level. The memory is nondestructive as the states of the flip-flops are not disturbed during sensing. The memory is volatile and information will be lost if the supply voltage is removed.

To store new information in a flip-flop, it is necessary to address it and apply a high-level voltage to the appropriate write amplifier. (The SN5484A and SN7484A have gated write-amplifier inputs). The output of the write amplifier responds by dropping to a low logic level. Since all Sense 0 lines are connected to the output of the write 0 amplifier and all sense 1 lines are connected to the output of the write 1 amplifier, a low level at the output of a write amplifier

SN5481A . . . J OR W PACKAGE  
SN7481A . . . J OR N PACKAGE  
(TOP VIEW)



SN5484A . . . J OR W PACKAGE  
SN7484A . . . J OR N PACKAGE  
(TOP VIEW)



7

## TYPES SN5481A, SN5484A, SN7481A, SN7484A 16-BIT RANDOM-ACCESS MEMORIES


### description (continued)

will cause the emitters of all flip-flop transistors connected to that amplifier to go low. In all the flip-flops except the one being addressed, this low voltage has no effect since at least one other emitter on each of the flip-flop transistors is held low by the address lines. Two possibilities exist with the flip-flop that is addressed. The flip-flop may already be in the desired state, in which case no change occurs. If the flip-flop must be changed from one state to the other, the low voltage applied to the emitter of the transistor which is not conducting turns that transistor on causing the other transistor to turn off.

Since the connection between the output of the write amplifier and the sense line is common to the input of the sense amplifier, the memory cannot be used to provide information on the state of a bit while the write amplifiers are activated.

A number of active-element memories may be paralleled to form the desired matrix size (number of words) and to form the desired word length (number of bits). All inputs and outputs are compatible with most DTL and TTL circuits. Average power dissipation is typically 225 milliwatts, and the open-collector outputs may be wire-AND connected to similar outputs. Internal circuitry of the write and sense amplifiers are operated within their linear range to improve speed. Sensing propagation delay times are typically 12 nanoseconds when operated at full fan-out and 30 picofarads of circuit capacitance. The SN5481A and SN5484A circuits are designed for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN7481A circuits are designed for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### logic diagram



## TYPES SN5481A, SN5484A, SN7481A, SN7484A 16-BIT RANDOM-ACCESS MEMORIES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
High-level output voltage	5.5 V
Operating free-air temperature range: SN5481A, SN5484A Circuits	-55°C to 125°C
SN7481A, SN7484A Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to any X input in conjunction with any Y input.

recommended operating conditions

	SN5481A, SN5484A			SN7481A, SN7484A			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
High-level output voltage, $V_{OH}$	5.5			5.5			V		
Low-level output current, $I_{OL}$	20			40			mA		
Width of write pulse, $t_{W(write)}$ (see Figure 1)	20			20			ns		
Address input setup time, $t_{SU}$ (see Figure 1)	0			0			ns		
Operating free-air temperature, $T_A$	-55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN5481A, SN5484A			SN7481A, SN7484A			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level voltage at any input		2			2			V
$V_{IL}$ Low-level voltage at address inputs	to prevent writing	0.8			0.8			V
	to prevent sensing	1			1			
$V_{IL}$ Low-level voltage at write inputs		0.8			1			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			-1.5			V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{OH} = 5.5 \text{ V}$	250			250			$\mu\text{A}$
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = \text{MAX}$	0.4			0.4			V
$I_I$ Input current at maximum input voltage	Write	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			mA
	Address				3			
$I_{IH}$ High-level input current	Write	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			$\mu\text{A}$
	Address	$V_{CC} = \text{MAX}, V_I = 4.5 \text{ V}$			400			
$I_{IL}$ Low-level input current	Write	$V_{CC} \text{ MAX}, V_I = 0.4 \text{ V}$			-1.6			mA
	Address				-11			
$I_{CC}$ Supply current		$V_{CC} = \text{MAX}, \text{All inputs at } 0 \text{ V}$			70			mA
		$V_{CC} = 5 \text{ V}, \text{All inputs at } 0 \text{ V}$			45			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

## TYPES SN5481A, SN5484A, SN7481A, SN7484A 16-BIT RANDOM-ACCESS MEMORIES

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $I_{OL} = \text{MAX}^\dagger$ ,  $T_A = 25^\circ\text{C}$ , see figure 1

PARAMETER §	LOCATION ADDRESSED	TEST CONDITIONS	SN5481A, SN5484A			SN7481A, SN7484A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_{SR}$	X1 - Y1	$C_L = 30\text{ pF}$	13			13			ns
		$C_L = 200\text{ pF}$	18 30			18 30			
$t_{PHL}$	X1 - Y1	$C_L = 30\text{ pF}$	11 19			12 20			ns
		$C_L = 200\text{ pF}$	17 26			18 27			
$t_{PLH}$		$C_L = 30\text{ pF}$	13 20			12 19			
		$C_L = 200\text{ pF}$	27 40			18 27			
$t_{PHL}$	X1 thru X4 and Y1	$C_L = 30\text{ pF}$	10 18			11 19			ns
		$C_L = 200\text{ pF}$	16 25			17 26			
$t_{PLH}$		$C_L = 30\text{ pF}$	13 20			13 20			
		$C_L = 200\text{ pF}$	27 40			19 28			


<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

§ $t_{SR}$  ≡ Sense recovery time after writing

$t_{PHL}$  ≡ Propagation delay time, high-to-low-level output

$t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

### schematic






<sup>†</sup> $W_0(B)$  and  $W_1(B)$  inputs (indicated with dashed lines) are applicable for the SN5484A, SN7484A only.

∇ . . .  $V_{CC}$  bus

Resistor values shown are nominal and in ohms.

# TYPES SN5481A, SN5484A, SN7481A, SN7484A 16-BIT RANDOM-ACCESS MEMORIES

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generators have the following characteristics: for the address pulse generator, PRR = 2 MHz; for the W<sub>0</sub> and W<sub>1</sub> pulse generators, PRR = 1 MHz.  
 B. C<sub>L</sub> includes probe and jig capacitance.  
 C. For the SN5484A and SN7484A, unused W<sub>0</sub> and W<sub>1</sub> inputs are at 3.5 V.  
 D. t<sub>SR</sub> = sense-recovery time  
 E. For the SN5481A and SN5484A: R1 = 240 Ω and R2 = 560 Ω. For the SN7481A and SN7484A: R1 = 120 Ω and R2 = 330 Ω.

FIGURE 1—SWITCHING CHARACTERISTICS

**TTL  
MSI**

**TYPES SN5482, SN7482  
2-BIT BINARY FULL ADDERS**

BULLETIN NO. DL-S 7211836, DECEMBER 1972

For applications in:

- Digital Computer Systems
- Data-Handling Systems
- Control Systems

logic

FUNCTION TABLE


INPUTS				OUTPUTS					
A1	B1	A2	B2	WHEN C0 = L			WHEN C0 = H		
				$\Sigma 1$	$\Sigma 2$	C2	$\Sigma 1$	$\Sigma 2$	C2
L	L	L	L	L	L	L	H	L	L
H	L	L	L	H	L	L	L	H	L
L	H	L	L	H	L	L	L	L	H
H	H	L	L	L	H	L	H	H	L
L	L	H	L	L	H	L	H	H	L
H	L	H	L	H	H	L	L	L	H
L	H	H	L	H	H	L	L	L	H
H	H	H	L	L	L	H	H	L	H
L	L	L	H	L	H	L	H	H	L
H	L	L	H	H	H	L	L	L	H
L	H	L	H	H	H	L	L	L	H
H	H	L	H	L	L	H	H	L	H
L	L	H	H	L	L	H	H	L	H
H	L	H	H	H	L	H	L	H	H
L	H	H	H	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	H

H = high level, L = low level

**description**


These full adders perform the addition of two 2-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C2) is obtained from the second bit. Designed for medium-to-high-speed, multiple-bit, parallel-add/serial-carry applications, these circuits utilize high-speed, high-fan-out transistor-transistor logic (TTL) and are compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit within each bit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits.

SN5482 . . . J OR W PACKAGE  
SN7482 . . . J OR N PACKAGE  
(TOP VIEW)



NC—No internal connection

**functional block diagram**



7



## TYPES SN5482, SN7482

### 2-BIT BINARY FULL ADDERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5482 Circuits	-55°C to 125°C
SN7482 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input signals must be zero or positive with respect to network ground terminal.

recommended operating conditions

		SN5482			SN7482			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$\Sigma 1$ or $\Sigma 2$			-400			-400	$\mu A$
	C2			-200			-200	
Low-level output current, $I_{OL}$	$\Sigma 1$ or $\Sigma 2$			16			16	mA
	C2			8			8	
Operating free-air temperature, $T_A$		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		SN5482			SN7482			UNIT
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$	High-level input voltage			2			2			V
$V_{IL}$	Low-level input voltage					0.8			0.8	V
$V_{OH}$	High-level output voltage	$\Sigma 1$ or $\Sigma 2$	$V_{CC} = \text{MIN},$ $V_{IH} = 2 \text{ V},$ $V_{IL} = 0.4 \text{ V}$	$I_{OH} = -400 \mu A$			$I_{OH} = -200 \mu A$			V
		C2		2.4	3.4		2.4	3.4		
$V_{OL}$	Low-level output voltage	$\Sigma 1$ or $\Sigma 2$	$V_{CC} = \text{MIN},$ $V_{IH} = 2 \text{ V},$ $V_{IL} = 0.4 \text{ V}$	$I_{OL} = 16 \text{ mA}$			$I_{OL} = 8 \text{ mA}$			V
		C2		0.2	0.4		0.2	0.4		
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$	High-level input current	A1, B1, or C0	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	160			160			$\mu A$
		A2 or B2		40			40			
$I_{IL}$	Low-level input current	A1, B1, or C0	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-6.4			-6.4			mA
		A2 or B2		-1.6			-1.6			
$I_{OS}$	Short-circuit output current <sup>§</sup>	$\Sigma 1$ or $\Sigma 2$	$V_{CC} = \text{MAX}$	-20			-18			mA
		C2		-20			-18			
$I_{CC}$	Supply current		$V_{CC} = \text{MAX},$ See Note 3	35	50		35	58	mA	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with outputs open, B1 and B2 grounded, and 4.5 V applied to A1, A2, and C0.

## TYPES SN5482, SN7482 2-BIT BINARY FULL ADDERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (see note 4)




PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	$\Sigma 1$	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$			34	ns
$t_{PHL}$						40	
$t_{PLH}$	B2	$\Sigma 2$				40	ns
$t_{PHL}$						35	
$t_{PLH}$	C0	$\Sigma 2$				38	ns
$t_{PHL}$						42	
$t_{PLH}$	C0	C2	$C_L = 15\text{ pF}$ , $R_L = 780\ \Omega$			12	ns
$t_{PHL}$						17	

†  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

### schematics of inputs and outputs



7

TYPES SN5483A, SN54LS83A, SN7483A, SN74LS83A  
4-BIT BINARY FULL ADDERS WITH FAST CARRY

BULLETIN NO. DL-S 7611853, MARCH 1974—REVISED OCTOBER 1976

- Full-Carry Look-Ahead across the Four Bits
- Systems Achieve Partial Look-Ahead Performance with the Economy of Ripple Carry
- SN54283/SN74283 and SN54LS283/SN74LS283 Are Recommended For New Designs as They Feature Supply Voltage and Ground on Corner Pins to Simplify Board Layout

TYPE	TYPICAL ADD TIMES		TYPICAL POWER DISSIPATION PER 4-BIT ADDER
	TWO 8-BIT WORDS	TWO 16-BIT WORDS	
'83A	23 ns	43 ns	310 mW
'LS83A	25 ns	45 ns	95 mW

description

These improved full adders perform the addition of two 4-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits generating the carry term in ten nanoseconds typically. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Designed for medium-speed applications, the circuits utilize transistor-transistor logic that is compatible with most other TTL families and other saturated low-level logic families.


Series 54 and 54LS circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and Series 74 and 74LS circuits are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '83A	5.5 V
'LS83A	7 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5483A, SN54LS83A	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN7483A, SN74LS83A	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '83A only between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4.

SN5483A, SN54LS83A . . . J OR W PACKAGE  
SN7483A, SN74LS83A . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

FUNCTION TABLE

INPUT		OUTPUT							
		WHEN C0 = L		WHEN C0 = H					
A1	B1	A2	B2	Σ1	Σ2	C2	Σ3	Σ4	C4
L	L	L	L	L	L	L	H	L	L
L	L	L	L	L	L	H	L	H	L
L	L	L	L	L	H	L	L	L	H
L	L	L	L	H	L	L	L	L	H
L	L	L	H	L	L	L	H	L	H
L	L	L	H	L	H	L	L	L	H
L	L	L	H	L	H	H	L	L	H
L	L	L	H	H	L	L	L	L	H
L	L	L	H	H	L	H	L	L	H
L	L	L	H	H	H	L	L	L	H
L	L	L	H	H	H	H	L	L	H
L	L	L	H	H	H	H	H	L	H
L	L	L	H	H	H	H	H	H	H

H = high level, L = low level


NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$  and  $\Sigma 2$  and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma 3$ ,  $\Sigma 4$ , and C4.

# TYPES SN5483A, SN54LS83A, SN7483A, SN74LS83A

## 4-BIT BINARY FULL ADDERS WITH FAST CARRY


REVISED OCTOBER 1976

functional block diagram



7

schematics of inputs and outputs



## TYPES SN5483A, SN7483A 4-BIT BINARY FULL ADDERS WITH FAST CARRY

### recommended operating conditions

		SN5483A			SN7483A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	Any output except C4	-800			-800			$\mu$ A
	Output C4	-400			-400			
Low-level output current, $I_{OL}$	Any output except C4	16			16			mA
	Output C4	8			8			
Operating free-air temperature, $T_A$		-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN5483A			SN7483A			UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$	High-level input voltage		2			2			V	
$V_{IL}$	Low-level input voltage		0.8			0.8			V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			-1.5			V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = \text{MAX}$		0.2	0.4		0.2	0.4	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA	
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			40			$\mu$ A	
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6			-1.6			mA	
$I_{OS}$	Short-circuit output current <sup>§</sup>	Any output except C4 Output C4	$V_{CC} = \text{MAX}$			-20	-55	-18	-55	mA
			-20	-70	-18	-70				
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ Outputs open	All B low, other inputs at 4.5 V			56			mA	
			All inputs at 4.5 V			66	99	66		110

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Only one output should be shorted at a time.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	Any $\Sigma$	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3	14	21	ns	
$t_{PHL}$				12	21		
$t_{PLH}$	$A_i$ or $B_i$	$\Sigma_i$		16	24	ns	
$t_{PHL}$				16	24		
$t_{PLH}$	C0	C4	$C_L = 15 \text{ pF}, R_L = 780 \Omega,$ See Note 3	9	14	ns	
$t_{PHL}$				11	16		
$t_{PLH}$	$A_i$ or $B_i$	C4		9	14	ns	
$t_{PHL}$				11	16		

<sup>¶</sup> $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS83A, SN74LS83A

## 4-BIT BINARY FULL ADDERS WITH FAST CARRY

REVISED OCTOBER 1976

### recommended operating conditions

	SN54LS83A			SN74LS83A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS83A		SN74LS83A		UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN		TYP <sup>‡</sup>
$V_{IH}$	High-level input voltage		2		2		V	
$V_{IL}$	Low-level input voltage			0.7		0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5		-1.5	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4	2.7	3.4	V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25	0.4	0.25	0.4	V	
$I_I$	Input current at maximum input voltage	Any A or B		0.2		0.2	mA	
		C0		0.1		0.1		
$I_{IH}$	High-level input current	Any A or B		40		40	$\mu$ A	
		C0		20		20		
$I_{IL}$	Low-level input current	Any A or B		-0.8		-0.8	mA	
		C0		-0.4		-0.4		
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20	-100	-20	-100	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ Outputs open	All inputs grounded	22	39	22	39	mA
			All B low, other inputs at 4.5 V	19	34	19	34	
			All inputs at 4.5 V	19	34	19	34	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	Any $\Sigma$	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 4	16	24		ns
$t_{PHL}$				15	24		
$t_{PLH}$	$A_i$ or $B_i$	$\Sigma_i$		15	24		ns
$t_{PHL}$				15	24		
$t_{PLH}$	C0	C4		11	17		ns
$t_{PHL}$				15	22		
$t_{PLH}$	$A_i$ or $B_i$	C4		11	17		ns
$t_{PHL}$				12	17		

<sup>¶</sup>  $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output


Note 4: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI

## TYPES SN5485, SN54L85, SN54LS85, SN54S85, SN7485, SN74L85, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS


BULLETIN NO. DLS 7611810, MARCH 1974—REVISED OCTOBER 1976

SN5485, SN54LS85, SN54S85 . . . J OR W PACKAGE  
SN7485, SN74LS85, SN74S85 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function tables

SN54L85 . . . J PACKAGE  
SN74L85 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function tables

TYPICAL TYPE	POWER DISSIPATION	TYPICAL DELAY (4-BIT WORDS)
'85	275 mW	23 ns
'L85	20 mW	90 ns
'LS85	52 mW	24 ns
'S85	365 mW	11 ns

description

These four-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding A > B, A < B, and A = B inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A = B input and in addition for the 'L85, low-level voltages applied to the A > B and A < B inputs. The cascading paths of the '85, 'LS85, and 'S85 are implemented with only a two-gate-level delay to reduce overall comparison times for long words. An alternate method of cascading which further reduces the comparison time is shown in the typical application data.

FUNCTION TABLES

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B2	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H

'85, 'LS85, 'S85

A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

'L85

A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	H	L	H	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	H	H	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	H	H	H	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	H	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	L	L	L



H = high level, L = low level, X = irrelevant

7



**TYPES SN5485, SN54L85, SN54LS85, SN54S85,  
SN7485, SN74L85, SN74LS85, SN74S85  
4-BIT MAGNITUDE COMPARATORS**



functional block diagrams



7

## TYPES SN5485, SN54L85, SN54LS85, SN54S85, SN7485, SN74L85, SN74LS85, SN74S85 4-BIT MAGNITUDE COMPARATORS

### schematics of inputs and outputs



7

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54' SN54S'	SN54L'	SN54LS'	SN74' SN74S'	SN74L'	SN74LS'	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	8	7	7	8	7	V
Input voltage (see Note 2)	5.5	5.5	7	5.5	5.5	7	V
Intermitter voltage (see Note 3)	5.5			5.5			V
Operating free-air temperature range	-55 to 125			0 to 70			°C
Storage temperature range	-65 to 150			-65 to 150			°C

- NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
 2. Input voltages for 'L85 must be zero or positive with respect to network ground terminal.  
 3. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies to each A input in conjunction with its respective B input of the '85 and 'S85.

## TYPES SN5485, SN7485 4-BIT MAGNITUDE COMPARATORS

### recommended operating conditions

	SN5485			SN7485			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$	0.2	0.4		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	A < B, A > B inputs all other inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40	$\mu$ A
					120	
$I_{IL}$	Low-level input current	A < B, A > B inputs all other inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6	mA
					-4.8	
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$ , $V_O = 0$	SN5485	-20	-55	mA
			SN7485	-18	-55	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 4		55	88	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 4:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any A or B data input	A < B, A > B	1	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 5		7		ns
			2		12			
			3		17	26		
			4		23	35		
$t_{PHL}$	Any A or B data input	A < B, A > B	1		11			ns
			2		15			
			3		20	30		
			4		20	30		
$t_{PLH}$	A < B or A = B	A > B	1			7	11	ns
$t_{PHL}$	A < B or A = B	A > B	1			11	17	ns
$t_{PLH}$	A = B	A = B	2		13	20	ns	
$t_{PHL}$	A = B	A = B	2		11	17	ns	
$t_{PLH}$	A > B or A = B	A < B	1		7	11	ns	
$t_{PHL}$	A > B or A = B	A < B	1		11	17	ns	

<sup>¶</sup> $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output.

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54L85, SN74L85 4-BIT MAGNITUDE COMPARATORS

### recommended operating conditions

	SN54L85			SN74L85			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-100			-200			$\mu$ A
Low-level output current, $I_{OL}$	2			3.6			mA
Operating free-air temperature, $T_A$	-55			125			$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.7	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.7 \text{ V}, I_{OH} = \text{MAX}$	SN54L85	2.4	3.3	V
			SN74L85	2.4	3.2	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.7 \text{ V}, I_{OL} = \text{MAX}$	SN54L85	0.15	0.3	V
			SN74L85	0.2	0.4	
$I_I$	input current at maximum input voltage	$A < B, A > B,$ or $A = B$ A or B inputs	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	100		$\mu$ A
				300		
$I_{IH}$	High-level input current	$A < B, A < B,$ or $A = B$ A or B inputs	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	10		$\mu$ A
				30		
$I_{IL}$	Low-level input current	$A < B, A > B,$ or $A = B$ A or B inputs	$V_{CC} = \text{MAX}, V_I = 0.3 \text{ V}$	-0.18		mA
				-0.54		
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-3	-15	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 6	Condition A	4.0	7.7	mA
			Condition B	3.2	7.2	

<sup>†</sup>for conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ} \text{C}.$

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 6: With all outputs open,  $I_{CC}$  is measured for Condition A with all inputs at 4.5 V, and for Condition B with all inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ} \text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any A or B	Any	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega,$ See Note 7	90	150	ns	
$t_{PHL}$				75	150		
$t_{PLH}$	A > B, A < B, or A = B	Any		75	150	ns	
$t_{PHL}$				55	100		

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 7: Load circuit and voltage waveforms are shown on page 3-11.

7

# TYPES SN54LS85, SN74LS85

## 4-BIT MAGNITUDE COMPARATORS

REVISED OCTOBER 1976

recommended operating conditions

	SN54LS85			SN74LS85			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS85			SN74LS85			UNIT	
			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$	High-level input voltage		2			2			V	
$V_{IL}$	Low-level input voltage				0.7			0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25	0.4	0.25	0.4	V
$I_I$	Input current at maximum input voltage	A < B, A > B inputs	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.1		0.1	mA	
		all other inputs				0.3		0.3		
$I_{IH}$	High-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20		20	$\mu$ A	
		all other inputs				60		60		
$I_{IL}$	Low-level input current	A < B, A > B inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.4		-0.4	mA	
		all other inputs				-1.2		-1.2		
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 4	10.4		20	10.4		20	mA	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any A or B data input	A < B, A > B	1	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Note 7		14		ns
			2			19		
			3			24	36	
			4			27	45	
$t_{PHL}$	Any A or B data input	A < B, A > B	1			11		ns
			2			15		
			3			20	30	
			4			23	45	
$t_{PLH}$	A < B or A = B	A > B	1			14	22	ns
$t_{PHL}$	A < B or A = B	A > B	1			11	17	ns
$t_{PLH}$	A = B	A = B	2		13	20	ns	
$t_{PHL}$	A = B	A = B	2		13	26	ns	
$t_{PLH}$	A > B or A = B	A < B	1		14	22	ns	
$t_{PHL}$	A > B or A = B	A < B	1		11	17	ns	

¶ $t_{PLH}$  = propagation delay time, low-to-high-level output

¶ $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 7: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54S85, SN74S85 4-BIT MAGNITUDE COMPARATORS

### recommended operating conditions

	SN54S85			SN74S85			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-1			-1			mA
Low-level output current, $I_{OL}$	20			20			mA
Operating free-air temperature, $T_A$	-55			125			$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT	
$V_{IH}$ High-level input voltage		2			V	
$V_{IL}$ Low-level input voltage		0.8			V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.2			V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	SN54S85 2.5	SN54S85 3.4	SN74S85 2.7	SN74S85 3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$	0.5			V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			mA	
$I_{IH}$ High-level input current	A < B, A > B inputs	50			$\mu$ A	
	all other inputs	150				
$I_{IL}$ Low-level input current	A < B, A > B inputs	-2			mA	
	all other inputs	-6				
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 4	73			115	
	$V_{CC} = \text{MAX}, T_A = 125^{\circ}\text{C},$ See Note 4	SN54S85W	110			mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4:  $I_{CC}$  is measured with outputs open, A = B grounded, and all other inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

7

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
$t_{PLH}$	Any A or B data input	A < B, A > B	1	$C_L = 15 \text{ pF},$ $R_L = 280 \Omega,$ See Note 5	5	7.5	16	ns				
			2									
		3										
		4										
$t_{PHL}$	Any A or B data input	A < B, A > B	1						5.5	7	16.5	ns
			2									
		3										
		4										
$t_{PLH}$	A < B or A = B	A > B	1						5	7.5	ns	
$t_{PHL}$	A < B or A = B	A > B	1						5.5	8.5	ns	
$t_{PLH}$	A = B	A = B	2	7	10.5	ns						
$t_{PHL}$	A = B	A = B	2	5	7.5	ns						
$t_{PLH}$	A > B or A = B	A < B	1	5	7.5	ns						
$t_{PHL}$	A > B or A = B	A < B	1	5.5	8.5	ns						

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.


**TYPES SN5485, SN54L85, SN54LS85, SN54S85,  
SN7485, SN74L85, SN74LS85, SN74S85  
4-BIT MAGNITUDE COMPARATORS**

**TYPICAL APPLICATION DATA**

**COMPARISON OF TWO N-BIT WORDS**

This application demonstrates how these magnitude comparators can be cascaded to compare longer words. The example illustrated shows the comparison of two 24-bit words; however, the design is expandable to n-bits. As an example, one comparator can be used with five of the 24-bit comparators illustrated to expand the word length to 120-bits. Typical comparison times for various word lengths using the '85, 'L85, 'LS85, or 'S85 are:

WORD LENGTH	NUMBER OF PKGS	'85	'L85	'LS85	'S85
1-4 bits	1	23 ns	90 ns	24 ns	11 ns
5-24 bits	2-6	46 ns	180 ns	48 ns	22 ns
25-120 bits	8-31	69 ns	270 ns	72 ns	33 ns



**COMPARISON OF TWO 24-BIT WORDS**





7

TTL  
MSI


# TYPES SN5486, SN54L86, SN 54LS86, SN54S86, SN7486, SN74L86, SN74LS86, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

BULLETIN NO. DL-S 7611825, DECEMBER 1972—REVISED OCTOBER 1976

schematics of inputs and outputs




SN54<sup>'</sup>, SN54LS<sup>'</sup>, SN54S<sup>'</sup> ... J OR W PACKAGE  
SN74<sup>'</sup>, SN74LS<sup>'</sup>, SN74S<sup>'</sup> ... J OR N PACKAGE  
(TOP VIEW)




positive logic:  $Y = A \oplus B = \bar{A}B + A\bar{B}$

SN54L86 ... J PACKAGE  
SN74L86 ... J OR N PACKAGE  
(TOP VIEW)



positive logic:  $Y = A \oplus B = \bar{A}B + A\bar{B}$

SN54L86 ... T PACKAGE (TOP VIEW)



positive logic:  $Y = A \oplus B = \bar{A}B + A\bar{B}$

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

H = high level, L = low level

TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIME	TYPICAL TOTAL POWER DISSIPATION
'86	14 ns	150 mW
'L86	55 ns	15 mW
'LS86	10 ns	30.5 mW
'S86	7 ns	250 mW

7



# TYPES SN5486, SN7486

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN5486	-55°C to 125°C
SN7486	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5486			SN7486			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, $I_{OH}$	-800			-800			$\mu$ A	
Low-level output current, $I_{OL}$	16			16			mA	
Operating free-air temperature, $T_A$	-55			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5486			SN7486			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.8			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -8 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$				40			$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				-1.6			mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-55		-18	-55		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	30	43		30	50		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Other input low	Other input high				
$t_{PLH}$	A or B	Other input low	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3	15	23		ns
$t_{PHL}$				11	17		
$t_{PLH}$	A or B	Other input high	See Note 3	18	30		ns
$t_{PHL}$				13	22		

¶  $t_{PLH} \equiv$  propagation delay time, low-to-high-level output

¶  $t_{PHL} \equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54L86, SN74L86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 4)	5.5 V
Operating free-air temperature range: SN54L86	-55°C to 125°C
SN74L86	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
4. Input voltages must be zero or positive with respect to network ground terminal.

### recommended operating conditions

	SN54L86			SN74L86			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54L86			SN74L86			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.7	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.7 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.7 \text{ V}$ , $I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			200			200	$\mu$ A
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.3 \text{ V}$			-0.36			-0.36	mA
$I_{OS}$ Short-circuit output current	$V_{CC} = \text{MAX}$			-3			-15	mA
$I_{CCH}$ Supply current, all outputs high	$V_{CC} = \text{MAX}$ , See Note 5			2.2			4.4	mA
$I_{CCL}$ Supply current, all outputs low	$V_{CC} = \text{MAX}$ , See Note 6			3.8			6.68	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

NOTES: 5.  $I_{CCH}$  is measured with all outputs open, one input of each gate at 4.5 V, and the other inputs grounded.

6.  $I_{CCL}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Other input low	Other input high				
$t_{PLH}$	A or B	Other input low	$C_L = 50 \text{ pF}$ , $R_L = 4 \text{ k}\Omega$ , See Note 7		75	150	ns
$t_{PHL}$				60	150		
$t_{PLH}$	A or B	Other input high	See Note 7		50	90	ns
$t_{PHL}$				35	60		

¶  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 7: Load circuit and voltage waveforms are shown on page 3-11.

# TYPES SN54LS86, SN74LS86

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS86	-55°C to 125°C
SN74LS86	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS86			SN74LS86			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS86			SN74LS86			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
	$I_{OL} = 4 \text{ mA}$						0.35	0.5	
	$I_{OL} = 8 \text{ mA}$								
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.2				0.2	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			40				40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.8				-0.8	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-6		-40	-5			-42	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		6.1	10		6.1	10		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Note 7		12	23	ns
$t_{PHL}$				10	17		
$t_{PLH}$	A or B	Other input high	See Note 7		20	30	ns
$t_{PHL}$				13	22		

¶  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 7: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54S86, SN74S86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S86	-55°C to 125°C
SN74S86	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S86			SN74S86			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S86			SN74S86			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.8			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50			50	µA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2			-2	mA	
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-40		-100	-40		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$			50		75	50	75	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  
‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low	$C_L = 15 \text{ pF}, R_L = 280 \Omega,$ See Note 3		7	10.5	ns
$t_{PHL}$				6.5	10		
$t_{PLH}$	A or B	Other input high	See Note 3		7	10.5	ns
$t_{PHL}$				6.5	10		

¶  $t_{PLH}$  ≡ propagation delay time, low-to-high-level output

¶  $t_{PHL}$  ≡ propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54H87, SN74H87 4-BIT TRUE/COMPLEMENT, ZERO/ONE ELEMENTS

BULLETIN NO. DL-S 7211837, DECEMBER 1972

### description


Operation of these monolithic 4-bit true/complement elements is controlled by the B and C inputs. With the B input low, the 4-bit binary input (A) is transferred to the output (Y) in either complementary form (with C low) or true form (with C high). When the B input is high, the output will be at the complementary level of the C input regardless of the levels of the data inputs.

These circuits are fully compatible for use with other TTL or DTL circuits. Input clamping diodes are provided to minimize transmission line effects and thereby simplify system design. Each input represents only one normalized series 54H/74H load, and full fan-out to 10 series 54H/74H loads is available from each of the outputs in the low-level condition.

Power dissipation is 270 mW typically with an average propagation delay of 14 ns from data inputs to output.

The SN54H87 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and the SN74H87 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54H87 ... J OR W PACKAGE  
SN74H87 ... J OR N PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OUTPUTS			
B	C	Y1	Y2	Y3	Y4
L	L	A1	A2	A3	A4
L	H	A1	A2	A3	A4
H	L	H	H	H	H
H	H	L	L	L	L

H = high level, L = low level

A1, A2, A3, A4 = the level of the respective A input.

7

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54H87 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74H87 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54H87			SN74H87			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}\text{C}$

## TYPES SN54H87, SN74H87 4-BIT TRUE/COMPLEMENT, ZERO/ONE ELEMENTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IH</sub> High-level input voltage		2			V
V <sub>IL</sub> Low-level input voltage				0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -8 mA			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.4	3.5		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA		0.2	0.4	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			50	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-2	mA
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	-40		-100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 2	SN54H87	54	78	mA
		SN74H87	54	89	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed 1 second.

NOTE 2: I<sub>CC</sub> is measured for the following conditions:

- a. All A inputs are at 4.5 V, B and C inputs are grounded, and all outputs are open.
- b. B and C inputs are at 4.5 V, all A inputs are grounded, and all outputs are open.




switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MAX
t <sub>PLH</sub> Propagation delay time, low-to-high-level output from any A input	C <sub>L</sub> = 25 pF, R <sub>L</sub> = 280 Ω, See Note 3		14	20	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output from any A input			13	19	ns
t <sub>PLH</sub> Propagation delay time, low-to-high-level output from B or C inputs			17	25	ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output from B or C inputs			17	25	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

7

functional block diagram and schematics of inputs and outputs



TTL  
MSI

**TYPES SN5490A, SN5492A, SN5493A, SN54L90, SN54L93,  
SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A,  
SN74L90, SN74L93, SN74LS90, SN74LS92, SN74LS93  
DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS**

BULLETIN NO. DL-S 7611807, MARCH 1974—REVISED OCTOBER 1976

'90A, 'L90, 'LS90 . . . DECADE COUNTERS

'92A, 'LS92 . . . DIVIDE-BY-TWELVE  
COUNTERS

'93A, 'L93, 'LS93 . . . 4-BIT BINARY  
COUNTERS

TYPES	TYPICAL POWER DISSIPATION
'90A	145 mW
'L90	20 mW
'LS90	45 mW
'92A, '93A	130 mW
'LS92, 'LS93	45 mW
'L93	16 mW

**description**


Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A, 'L90, and 'LS90, divide-by-six for the '92A and 'LS92, and divide-by-eight for the '93A, 'L93, and 'LS93.

All of these counters have a gated zero reset and the '90A, 'L90, and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the B input is connected to the  $Q_A$  output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A, 'L90, or 'LS90 counters by connecting the  $Q_D$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $Q_A$ .


SN54', SN54LS' . . . J OR W PACKAGE  
SN54L' . . . J OR T PACKAGE  
SN54', SN74L', SN74LS' . . . J OR N PACKAGE

'90A, 'L90, 'LS90 (TOP VIEW)




positive logic: see function tables

'92A, 'LS92, (TOP VIEW)




positive logic: see function tables

'93A, 'LS93 (TOP VIEW)



positive logic: see function tables

'L93 (TOP VIEW)



positive logic: see function tables

NC—No internal connection

7

# TYPES SN5490A, '92A, '93A, SN54L90, 'L93, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A, SN74L90, 'L93, SN74LS90, 'LS92, 'LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

'90A, 'L90, 'LS90  
BCD COUNT SEQUENCE  
(See Note A)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

'90A, 'L90, 'LS90  
BI-QUINARY (5-2)  
(See Note B)

COUNT	OUTPUT			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

'92A, 'LS92  
COUNT SEQUENCE  
(See Note C)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

'93A, 'L93, 'LS93  
COUNT SEQUENCE  
(See Note C)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

'90A, 'L90, 'LS90

RESET/COUNT FUNCTION TABLE


RESET INPUTS				OUTPUT			
R <sub>0</sub> (1)	R <sub>0</sub> (2)	R <sub>9</sub> (1)	R <sub>9</sub> (2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	H
X	X	H	H	H	L	L	H
X	L	X	L				COUNT
L	X	L	X				COUNT
L	X	X	L				COUNT
X	L	L	X				COUNT

'92A, 'LS92, '93A, 'L93, 'LS93  
RESET/COUNT FUNCTION TABLE


RESET INPUTS		OUTPUT			
R <sub>0</sub> (1)	R <sub>0</sub> (2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X				COUNT
X	L				COUNT

- NOTES: A. Output Q<sub>A</sub> is connected to input B for BCD count.  
 B. Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
 C. Output Q<sub>A</sub> is connected to input B.  
 D. H = high level, L = low level, X = irrelevant


## functional block diagrams



'92A, 'LS92



'93A, 'L93, 'LS93




The J and K inputs shown without connection are for reference only and are functionally at a high level.




**TYPES SN5490A, '92A, '93A, SN54L90, 'L93, SN54LS90, 'LS92, 'LS93,  
SN7490A, '92A, '93A, SN74L90, 'L93, SN74LS90, 'LS92, 'LS93  
DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS**  
REVISED OCTOBER 1976

schematics of inputs and outputs

'90A, '92A, '93A




'L90, 'L93



7

'LS90, 'LS92, 'LS93



## TYPES SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5490A, SN5492A, SN5493A	-55°C to 125°C
SN7490A, SN7492A, SN7493A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two  $R_D$  inputs, and for the '90A circuit, it also applies between the two  $R_D$  inputs.

recommended operating conditions

	SN5490A, SN5492A SN5493A			SN7490A, SN7492A SN7493A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
	Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	
High-level output current, $I_{OH}$	-800			-800			$\mu$ A
Low-level output current, $I_{OL}$	16			16			mA
Count frequency, $f_{count}$ (see Figure 1)	A input	0	32	0	32		MHz
	B input	0	16	0	16		
Pulse width, $t_w$	A input	15		15			ns
	B input	30		30			
	Reset inputs	15		15			
Reset inactive-state setup time, $t_{SU}$	25			25			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'90A			'92A			'93A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}^{\S}$		0.2	0.4		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1			1	mA
$I_{IH}$ High-level input current	Any reset			40			40			40	$\mu$ A
	A input	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			80			80			
	B input				120			80			
$I_{IL}$ Low-level input current	Any reset			-1.6			-1.6			-1.6	mA
	A input	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-3.2			-3.2			
	B input				-4.8			-3.2			
$I_{OS}$ Short-circuit output current $^{\S}$	$V_{CC} = \text{MAX}$	SN54 <sup>¶</sup>	-20	-57	-20	-57	-20	-57	-20	-57	mA
		SN74 <sup>¶</sup>	-18	-57	-18	-57	-18	-57	-18	-57	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3		29	42		26	39		26	39	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

¶ $I_{QA}$  outputs are tested at  $I_{OL} = 16 \text{ mA}$  plus the limit value for  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3:  $I_{CC}$  is measured with all outputs open, both  $R_D$  inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

# TYPES SN5490A, SN5492A, SN5493A, SN7490A, SN7492A, SN7493A DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

REVISED OCTOBER 1976

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'90A			'92A			'93A			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$	A	$Q_A$	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1	32	42		32	42		32	42		MHz
	B	$Q_B$		16			16			16			
$t_{PLH}$	A	$Q_A$		10	16		10	16		10	16		ns
$t_{PHL}$				12	18		12	18		12	18		
$t_{PLH}$	A	$Q_D$		32	48		32	48		46	70		ns
$t_{PHL}$				34	50		34	50		46	70		
$t_{PLH}$	B	$Q_B$		10	16		10	16		10	16		ns
$t_{PHL}$				14	21		14	21		14	21		
$t_{PLH}$	B	$Q_C$		21	32		10	16		21	32		ns
$t_{PHL}$				23	35		14	21		23	35		
$t_{PLH}$	B	$Q_D$		21	32		21	32		34	51		ns
$t_{PHL}$				23	35		23	35		34	51		
$t_{PHL}$	Set-to-0	Any		26	40		26	40		26	40		ns
$t_{PLH}$	Set-to-9	$Q_A, Q_D$		20	30								ns
$t_{PHL}$		$Q_B, Q_C$		26	40								

<sup>†</sup> $f_{max}$   $\equiv$  maximum count frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

## TYPES SN54L90, SN54L93, SN74L90, SN74L93 DECADE AND BINARY COUNTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 4)	8 V
Input voltage (see Note 5)	5.5 V
Operating free-air temperature range: SN54L90, SN54L93	-55°C to 125°C
SN74L90, SN74L93	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 4. Voltage values are with respect to network ground terminal.  
5. Input voltages must be zero or positive with respect to network ground terminal.

### recommended operating conditions

	SN54L90, SN54L93			SN74L90, SN74L93			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Count frequency, $f_{count}$	0		3	0		3	MHz
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Width of input count pulse, $t_w(\text{count})$	200			200			ns
Width of reset pulse, $t_w(\text{reset})$	200			200			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	'L90			'L93			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.7	V
$V_{OH}$	High-level output voltage	SN54L' $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ SN74L' $V_{IL} = 0.7 \text{ V}, I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.3		V
$V_{OL}$	Low-level output voltage	SN54L' $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ SN74L' $V_{IL} = 0.7 \text{ V}, I_{OL} = \text{MAX}^\ddagger$		0.15	0.3		0.15	0.3	V
$I_I$	Input current at maximum input voltage	Any reset input			100			100	$\mu$ A
		A input			300		200		
		B input			600		200		
$I_{IH}$	High-level input current	Any reset input			10		10	$\mu$ A	
		A input			30		20		
		B input			60		20		
$I_{IL}$	Low-level input current	Any reset input			-0.18		-0.18	mA	
		A input			-0.54		-0.36		
		B input			-1.08		-0.36		
$I_{OS}$	Short-circuit output current §	$V_{CC} = \text{MAX}$	-3		-15	-3		-15	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3		4	7.2		3.2	6.6	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

¶  $I_{OL}$  outputs are tested at  $I_{OL} = \text{MAX}$  plus the limit value for  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3:  $I_{CC}$  is measured with all outputs open, both  $R_D$  inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER		TEST CONDITIONS	'L90			'L93			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
$f_{max}$	Maximum count frequency		3	6		3	6		MHz	
$t_{PLH}$	Propagation delay time, low-to-high-level $Q_D$ output from input A	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega,$ See Figure 1		230	340		280	450		ns
$t_{PHL}$	Propagation delay time, high-to-low-level $Q_D$ output from input A			230	340		280	450		ns

# TYPES SN54LS90, SN54LS92, SN54LS93, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 4)	7 V
Input voltage: R inputs	7 V
A and B inputs	5.5 V
Operating free-air temperature range: SN54LS' Circuits	-55°C to 125°C
SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 4: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54LS90 SN54LS92 SN54LS93			SN74LS90 SN74LS92 SN74LS93			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-400			-400	$\mu$ A
Low-level output current, $I_{OL}$				4			8	mA
Count frequency, $f_{count}$ (see Figure 1)	A input	0		32	0		32	MHz
	B input	0		16	0		16	
Pulse width, $t_w$	A input	15			15			ns
	B input	30			30			
	Reset inputs	15			15			
Reset inactive-state setup time, $t_{su}$		25			25			ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS90 SN54LS92			SN74LS90 SN74LS92			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OL} = 4 \text{ mA}^\S$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OL} = 8 \text{ mA}^\P$					0.35	0.5	
$I_I$ Input current at maximum input voltage	Any reset			0.1			0.1	mA
	A input			0.2			0.2	
	B input			0.4			0.4	
$I_{IH}$ High-level input current	Any reset			20			20	$\mu$ A
	A input			40			40	
	B input			80			80	
$I_{IL}$ Low-level output current	Any reset			-0.4			-0.4	mA
	A input			-2.4			-2.4	
	B input			-3.2			-3.2	
$I_{OS}$ Short-circuit output current $^\S$	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3	LS90		9	15	9		15
		LS92		9	15	9		15

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ Outputs are tested at specified  $I_{OL}$  plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3:  $I_{CC}$  is measured with all outputs open, both  $R_O$  inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

**TYPES SN54LS90, SN54LS92, SN54LS93,  
SN74LS90, SN74LS92, SN74LS93**  
**DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS**  
REVISED OCTOBER 1976

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS93			SN74LS93			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage			0.7			0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max							V
				I <sub>OL</sub> = 4 mA¶	0.25	0.4	0.25	0.4
				I <sub>OL</sub> = 8 mA¶			0.35	0.5
I <sub>I</sub> Input current at maximum input voltage	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V			0.1			0.1
	A or B input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			0.2			0.2
I <sub>IH</sub> High-level input current	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20			20
	A or B input				40			80
I <sub>IL</sub> Low-level output current	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.4			-0.4
	A input				-2.4			-2.4
	B input				-1.6			-1.6
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100	-20	-100			mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 3		9	15		9	15	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ Q<sub>A</sub> outputs are tested at specified I<sub>OL</sub> plus the limit value for I<sub>IL</sub> for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS90			'LS92			'LS93			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ See Figure 1	32	42		32	42		32	42		MHz
	B	Q <sub>B</sub>		16			16			16			
t <sub>PLH</sub>	A	Q <sub>A</sub>		10	16		10	16		10	16		ns
t <sub>PHL</sub>				12	18		12	18		12	18		
t <sub>PLH</sub>	A	Q <sub>D</sub>		32	48		32	48		46	70		ns
t <sub>PHL</sub>				34	50		34	50		46	70		
t <sub>PLH</sub>	B	Q <sub>B</sub>		10	16		10	16		10	16		ns
t <sub>PHL</sub>				14	21		14	21		14	21		
t <sub>PLH</sub>	B	Q <sub>C</sub>		21	32		10	16		21	32		ns
t <sub>PHL</sub>				23	35		14	21		23	35		
t <sub>PLH</sub>	B	Q <sub>D</sub>		21	32		21	32		34	51		ns
t <sub>PHL</sub>				23	35		23	35		34	51		
t <sub>PHL</sub>	Set-to-0	Any		26	40		26	40		26	40		ns
t <sub>PLH</sub>	Set-to-9	Q <sub>A</sub> , Q <sub>D</sub>		20	30								ns
t <sub>PHL</sub>		Q <sub>B</sub> , Q <sub>C</sub>	26	40									


¶ f<sub>max</sub> ≡ maximum count frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output


t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

**TYPES SN5490A, SN5492A, SN5493A, SN54L90, SN54L93,  
SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A,  
SN74L90, SN74L93, SN74LS90, SN74LS92, SN74LS93  
DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS**

**PARAMETER MEASUREMENT INFORMATION**



7



**VOLTAGE WAVEFORMS**

- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  
for '90A, '92A, '93A,  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms;  
for 'L90, 'L93,  $t_r \leq 15$  ns,  $t_f \leq 15$  ns, PRR = 500 kHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms;  
for 'LS90, 'LS92, 'LS93,  $t_r \leq 15$  ns,  $t_f \leq 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms.
- B.  $C_L$  includes probe and jig capacitance.
- C. C1 (30 pF) is applicable for testing 'L90 and 'L93.
- D. All diodes are 1N916 or 1N3064.
- E. Each reset input is tested separately with the other reset at 4.5 V.
- F. Reference waveforms are shown with dashed lines.
- G. For '90A, '92A, and '93A;  $V_{ref} = 1.5$  V. For 'L90, 'L93, 'LS90, 'LS92, and 'LS93;  $V_{ref} = 1.3$  V.

**FIGURE 1**

TTL  
MSI

# TYPES SN5491A, SN54L91, SN54LS91, SN7491A, SN74L91, SN74LS91 8-BIT SHIFT REGISTERS


BULLETIN NO. DLS 7611854, MARCH 1974—REVISED OCTOBER 1976

## MSI TTL SHIFT REGISTERS for applications in

- Digital Computer Systems
- Data-Handling Systems
- Control Systems

SN5491A, SN54LS91 . . . J PACKAGE  
SN54L91, SN7491A, SN74L91, SN74LS91 . . . J OR N PACKAGE  
DUAL-IN-LINE PACKAGE (TOP VIEW)

SN5491A, SN54LS91 . . . W PACKAGE  
SN54L91, SN74L91 . . . T PACKAGE  
FLAT PACKAGE (TOP VIEW)




TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'91A	18 MHz	175 mW
'L91	6.5 MHz	17.5 mW
'LS91	18 MHz	60 mW

### description


These monolithic serial-in, serial-out, 8-bit shift registers utilize transistor-transistor logic (TTL) circuits and are composed of eight R-S master-slave flip-flops, input gating, and a clock driver. Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. This clock pulse inverter/driver causes these circuits to shift information one bit on the positive edge of an input clock pulse.

### schematics of inputs and outputs



7

### functional block diagram





## TYPES SN5491A, SN7491A

### 8-BIT SHIFT REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5491A	-55°C to 125°C
SN7491A	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input signals must be zero or positive with respect to network ground terminal.

#### recommended operating conditions

	SN5491A			SN7491A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of clock input pulse, $t_W$	25			25			ns
Setup time, $t_{su}$ (see Figure 1)	25			25			ns
Hold time, $t_h$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN5491A			SN7491A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.5		2.4	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3		35	50		35	58	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured after the eighth clock pulse with the output open and A and B inputs grounded.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency	$C_L = 15 \text{ pF}$ ,	10	18		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 400 \Omega$ ,		24	40	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Figure 1		27	40	ns

## TYPES SN54L91, SN74L91 8-BIT SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	8 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54L91	-55°C to 125°C
SN74L91	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input signals must be zero or positive with respect to network ground terminal.

### recommended operating conditions

	SN54L91			SN74L91			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Width of clock input pulse, $t_{w(\text{clock})}$	High logic level	100		100			ns
	Low logic level	150		150			ns
Setup time, $t_{SU}$ (see Figure 1)		120			120		ns
Hold time, $t_H$ (see Figure 1)		0			0		ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54L91			SN74L91			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{iL}$ Low-level input voltage				0.7			0.7	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{iL} = 0.7 \text{ V}, I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{iL} = 0.7 \text{ V}, I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			100			100	$\mu$ A
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			10			10	$\mu$ A
$I_{iL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.3 \text{ V}$			-0.18			-0.18	mA
$I_{OS}$ Short-circuit output current	$V_{CC} = \text{MAX}$			-3			-3	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3			3.5			6.6	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 3:  $I_{CC}$  is measured after the eighth clock pulse with the outputs open and A and B inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency		3	6.5		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega$ , See Figure 1		55	100	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			100	150	ns

# TYPES SN54LS91, SN74LS91

## 8-BIT SHIFT REGISTERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS91	-55°C to 125°C
SN74LS91	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS91			SN74LS91			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of clock input pulse, $t_W$	25			25			ns
Setup time, $t_{SU}$ (see Figure 1)	25			25			ns
Hold time, $t_H$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS91			SN74LS91			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
	$I_{OL} = 4 \text{ mA}$						0.35	0.5	
	$I_{OL} = 8 \text{ mA}$								
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 3		12	20		12	20	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.




NOTE 3:  $I_{CC}$  is measured after the eighth clock pulse with the output open and A and B inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency	$C_L = 15 \text{ pF},$	10	18		MHz
$t_{pLH}$ Propagation delay time, low-to-high-level output	$R_L = 2 \text{ k}\Omega,$		24	40	ns
$t_{pHL}$ Propagation delay time, high-to-low-level output	See Figure 1		27	40	ns

# TYPES SN5491A, SN54L91, SN54LS91, SN7491A, SN74L91, SN74LS91 8-BIT SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION



PROPAGATION DELAY TIMES VOLTAGE WAVEFORMS

SWITCHING TIMES VOLTAGE WAVEFORMS

- NOTES: A. The generator has the following characteristics:  $t_w(\text{clock}) = 500 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ . For SN5491A/SN7491A,  $t_r \leq 10 \text{ ns}$  and  $t_f \leq 10 \text{ ns}$ ; for SN54L91/SN74L91,  $t_r \leq 15 \text{ ns}$  and  $t_f \leq 15 \text{ ns}$ ; and for SN54LS91/SN74LS91,  $t_r = 15 \text{ ns}$ , and  $t_f = 6 \text{ ns}$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.
- D.  $C_1 = 30 \text{ pF}$  and is used for SN54L91/SN74L91 only.
- E. For SN5491A/SN7491A,  $V_{\text{ref}} = 1.5 \text{ V}$ ; for SN54L91/SN74L91 and SN54LS91/SN74LS91,  $V_{\text{ref}} = 1.3 \text{ V}$ .

FIGURE 1—SWITCHING TIMES

TTL MSI PARALLEL-IN SERIAL-OUT REGISTERS  
for application as

- Dual-Source, Parallel-To-Serial Converter
- Serial-In Serial-Out Register

description


These monolithic shift registers which utilize transistor-transistor logic (TTL) circuits in the familiar Series 54/74 configuration, are composed of four R-S master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.

All flip-flops are simultaneously set to a low output level by applying a high-level voltage to the clear input while the internal presets are inactive (high). See the preset function table below. Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to either the P1 or P2 inputs of each register stage (A, B, C, and D) with the corresponding preset enable input, PE1 or PE2, high. Presetting, like clearing, is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be setup at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be at a low level and the internal presets must be inactive (high) when clocking occurs.

SN5494 . . . J OR W PACKAGE  
SN7494 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function tables

7

PRESET FUNCTION TABLE  
(BIT A, TYPICAL OF ALL)

PRESET INPUTS				INTERNAL PRESET A
PE1	P1A	PE2	P2A	
L	X	L	X	H (inactive)
L	X	X	L	H (inactive)
X	L	L	X	H (inactive)
X	L	X	L	H (inactive)
H	H	X	X	L (active)
X	X	H	H	L (active)

REGISTER FUNCTION TABLE

INTERNAL PRESETS				INPUTS			INTERNAL OUTPUTS			OUTPUT
A	B	C	D	CLEAR	CLOCK	SERIAL	QA	QB	QC	QD
H	H	H	H	H	X	X	L	L	L	L
L	L	L	L	L	X	X	H	H	H	H
H	H	H	H	L	L	X	QA0	QB0	QC0	QD0
L	H	L	H	L	L	X	H	QB0	H	QD0
H	H	H	H	L	↑	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>
H	H	H	H	L	↑	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>

H = high level (steady state), L = low level (steady state), X = irrelevant, ↑ = transition from low to high level  
QA0, QB0, QC0, QD0 = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.  
QA<sub>n</sub>, QB<sub>n</sub>, QC<sub>n</sub> = the level of QA, QB, or QC, respectively, before the most-recent ↑ transition of the clock.


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5494 Circuits	-55°C to 125°C
SN7494 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltage must be zero or positive with respect to network ground terminal.


# TYPES SN5494, SN7494 4-BIT SHIFT REGISTERS

functional block diagram



7

schematics of inputs and output



## TYPES SN5494, SN7494 4-BIT SHIFT REGISTERS

### recommended operating conditions

	SN5494			SN7494			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of clock pulse, $t_w(\text{clock})$		35			35		ns
Width of clear pulse, $t_w(\text{clear})$		30			30		ns
Width of preset pulse, $t_w(\text{preset})$		30			30		ns
Setup time, $t_{su}$	High-level data			35			ns
	Low-level data			25			
Hold time, $t_h$		0			0		ns
Operating free-air temperature, $T_A$		-55	125		0	70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN5494			SN7494			UNIT		
			MIN	TYP‡	MAX	MIN	TYP‡	MAX			
$V_{IH}$	High-level input voltage		2			2			V		
$V_{IL}$	Low-level input voltage		0.8			0.8			V		
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.5		2.4	3.5		V		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V		
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$		1				1		mA	
$I_{IH}$	High-level input current	Presets 1 and 2	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			160			160	$\mu$ A	
		Other inputs				40			40		
$I_{IL}$	Low-level input current	Presets 1 and 2	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-6.4			-6.4	mA	
		Other inputs				-1.6			-1.6		
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-57			-18	-57		mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3	35			50			35	58	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with the outputs open, clear grounded following momentary application of 4.5 V, both preset-enable inputs grounded, and all other inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{\text{max}}$	Maximum clock frequency		10			MHz	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 4	25			40	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock		25			40	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from preset					35	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear					40	ns

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN5495A, SN54L95, SN54LS95B, SN7495A, SN74L95, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

BULLETIN NO. DLS 7611872, MARCH 1974—REVISED OCTOBER 1976

TYPE	TYPICAL CLOCK FREQUENCY	MAXIMUM POWER DISSIPATION
'95A	36 MHz	195 mW
'L95	5 MHz	19 mW
'LS95B	36 MHz	65 mW

### description


These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

- Parallel (broadside) load
- Shift right (the direction  $Q_A$  toward  $Q_D$ )
- Shift left (the direction  $Q_D$  toward  $Q_A$ )

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.


Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_D$  to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

SN5495A, SN54LS95B . . . J OR W PACKAGE  
SN7495A, SN74LS95B . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54L95 . . . J OR T PACKAGE  
SN74L95 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

7

FUNCTION TABLE

MODE CONTROL	CLOCKS			INPUTS				OUTPUTS			
	2 (L)	1 (R)	SERIAL	PARALLEL				$Q_A$	$Q_B$	$Q_C$	$Q_D$
				A	B	C	D				
H	H	X	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
H	↓	X	X	a	b	c	d	a	b	c	d
H	↓	X	X	$Q_{B†}$	$Q_{C†}$	$Q_{D†}$	d	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	d
L	L	H	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
L	X	↓	H	X	X	X	X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
L	X	↓	L	X	X	X	X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
↑	L	L	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
↓	L	L	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
↓	L	H	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
↑	H	L	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
↑	H	H	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$

†Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B, and  $Q_D$  to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

↓ = transition from high to low level, ↑ = transition from low to high level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady-state input conditions were established.


$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent ↓ transition of the clock.




# TYPES SN5495A, SN54L95, SN54LS95B, SN7495A, SN74L95, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

REVISED OCTOBER 1976

## functional block diagram



## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54L'	SN54LS'	SN74'	SN74L'	SN74LS'	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	8	7	7	8	7	V
Input voltage (see Note 2)	5.5	5.5	7	5.5	5.5	7	V
Interemitter voltage (see Note 3)	5.5	5.5		5.5	5.5		V
Operating free-air temperature range	-55 to 125			0 to 70			$^{\circ}\text{C}$
Storage temperature range	-65 to 150			-65 to 150			$^{\circ}\text{C}$

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. For the 'L95, input voltages must be zero or positive with respect to network ground terminal.  
 3. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A and 'L95.

## TYPES SN5495A, SN7495A 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

REVISED MARCH 1974

### recommended operating conditions

	SN5495A			SN7495A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-800			-800			$\mu$ A
Low-level output current, $I_{OL}$	16			16			mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock pulse, $t_{w(clock)}$ (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, $t_{SU}$ (see Figure 1)	15			15			ns
Hold time, high-level or low-level data, $t_H$ (see Figure 1)	0			0			ns
Time to enable clock 1, $t_{enable 1}$ (see Figure 2)	15			15			ns
Time to enable clock 2, $t_{enable 2}$ (see Figure 2)	15			15			ns
Time to inhibit clock 1, $t_{inhibit 1}$ (see Figure 2)	5			5			ns
Time to inhibit clock 2, $t_{inhibit 2}$ (see Figure 2)	5			5			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN5495A			SN7495A			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage		0.8			0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA
$I_{IH}$	High-level input current	Serial, A, B, C, D, Clock 1 or 2	40			40			$\mu$ A
		Mode control	80			80			
$I_{IL}$	Low-level input current	Serial, A, B, C, D, Clock 1 or 2	-1.6			-1.6			mA
		Mode control	-3.2			-3.2			
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-18	-57		-18	-57		mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}, \text{ See Note 4}$	39	63		39	63		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 4:  $I_{CC}$  is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	25	36		MHz
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock	18		27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock	21		32	ns

## TYPES SN54L95, SN74L95 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

### recommended operating conditions

	SN54L95			SN74L95			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Clock frequency, $f_{clock}$	0		3	0		3	MHz
Width of clock pulse, $t_{w(clock)}$ (see Figure 1)	200			200			ns
Setup time, high-level data, $t_{SU}$ (see Figure 1)	100			100			ns
Setup time, low-level data, $t_{SU}$ (see Figure 1)	120			120			ns
Hold time, high-level or low-level data, $t_H$ (see Figure 1)	0			0			ns
Time to enable clock 1, $t_{enable 1}$ (see Figure 2)	225			225			ns
Time to enable clock 2, $t_{enable 2}$ (see Figure 2)	200			200			ns
Time to inhibit clock 1, $t_{inhibit 1}$ (see Figure 2)	100			100			ns
Time to inhibit clock 2, $t_{inhibit 2}$ (see Figure 2)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54L95			SN74L95			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.7	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = 0.7\text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = 0.7\text{ V}$ , $I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$	Input current at maximum input voltage	Serial, A, B, C, D, Clock 1 or 2			100			100	$\mu$ A
		Mode control			200			200	
$I_{IH}$	High-level input current	Serial, A, B, C, D, Clock 1 or 2			10			10	$\mu$ A
		Mode control			20			20	
$I_{IL}$	Low-level input current	Serial, A, B, C, D, clock 1 or 2			-0.18			-0.18	mA
		Mode control			-0.36			-0.36	
$I_{OS}$	Short-circuit output current‡	$V_{CC} = \text{MAX}$	-3		-15	-3		-15	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 4		3.8	9		3.8	9	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 4:  $I_{CC}$  is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

### switching characteristics, $V_{CC} = 5\text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 50\text{ pF}$ , $R_L = 4\text{ k}\Omega$ , See Figure 1	3	5		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock		115	200		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock		125	200		ns

## TYPES SN54LS95B, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

REVISED OCTOBER 1976

### recommended operating conditions

	SN54LS95B			SN74LS95B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock pulse, $t_w(\text{clock})$ (see Figure 1)	25			25			ns
Setup time, high-level or low-level data, $t_{su}$ (see Figure 1)	20			20			ns
Hold time, high-level or low-level data, $t_h$ (see Figure 1)	20			10			ns
Time to enable clock 1, $t_{enable 1}$ (see Figure 2)	20			20			ns
Time to enable clock 2, $t_{enable 2}$ (see Figure 2)	20			20			ns
Time to inhibit clock 1, $t_{inhibit 1}$ (see Figure 2)	20			20			ns
Time to inhibit clock 2, $t_{inhibit 2}$ (see Figure 2)	20			20			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS95B			SN74LS95B			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
	$I_{OL} = 4 \text{ mA}$						0.35	0.5	
	$I_{OL} = 8 \text{ mA}$								
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.4			-0.4	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 4		13	21		13	21	mA	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 4:  $I_{CC}$  is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Figure 1	25	36		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock		18	27		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			21	32	ns


# TYPES SN5495A, SN54L95, SN54LS95B, SN7495A, SN74L95, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, and  $Z_{out} \approx 50 \Omega$ . For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing  $f_{max}$ , vary PRR. For '95A,  $t_w(\text{data}) \geq 20$  ns;  $t_w(\text{clock}) \geq 15$  ns. For 'L95,  $t_w(\text{data}) \geq 150$  ns;  $t_w(\text{clock}) \geq 200$  ns. For 'LS95B,  $t_w(\text{data}) \geq 20$  ns,  $t_w(\text{clock}) \geq 15$  ns.
- B.  $C_L$  includes probe and jig capacitance.
- C.  $C_1$  (30 pF) is applicable for testing 'L95.
- D. All diodes are 1N916 or 1N3064.
- E. For '95A,  $V_{ref} = 1.5$  V; for 'L95 and 'LS95B,  $V_{ref} = 1.3$  V.

VOLTAGE WAVEFORMS  
FIGURE 1—SWITCHING TIMES



- NOTES: A. Input A is at a low level.
- B. For '95A,  $V_{ref} = 1.5$  V; for 'L95 and 'LS95B,  $V_{ref} = 1.3$  V.

VOLTAGE WAVEFORMS  
FIGURE 2—CLOCK ENABLE/INHIBIT TIMES

**TYPES SN5496, SN54L96, SN54LS96,  
SN7496, SN74L96, SN74LS96  
5-BIT SHIFT REGISTERS**

BULLETIN NO. DL-S 7611821, MARCH 1974—REVISED OCTOBER 1976

- N-Bit Serial-To-Parallel Converter
- N-Bit Parallel-To-Serial Converter
- N-Bit Storage Register

TYPE	TYPICAL	
	PROPAGATION DELAY TIME	POWER DISSIPATION
'96	25 ns	240 mW
'L96	50 ns	120 mW
'LS96	25 ns	60 mW

**description**


These shift registers consist of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs for all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to a low output level by applying a low-level voltage to the clear input while the preset is inactive (low). Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to the individual preset inputs (A, B, C, D, and E) and a high-level load pulse is applied to the preset enable input. Presetting like clearing is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be set up at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be high and the preset or preset enable inputs must be low when clocking occurs.

SN5496, SN54LS96 . . . J OR W PACKAGE  
SN54L96 . . . J PACKAGE  
SN7496, SN74L96, SN74LS96 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

**FUNCTION TABLE**

CLEAR	PRESET ENABLE	INPUTS					CLOCK	SERIAL	OUTPUTS				
		A	B	C	D	E			QA	QB	QC	QD	QE
L	L	X	X	X	X	X	X	X	L	L	L	L	L
L	X	L	L	L	L	L	X	X	L	L	L	L	L
H	H	H	H	H	H	H	X	X	H	H	H	H	H
H	H	L	L	L	L	L	L	X	QA0	QB0	QC0	QD0	QE0
H	H	H	L	H	L	H	L	X	H	QB0	H	QD0	H
H	L	X	X	X	X	X	L	X	QA0	QB0	QC0	QD0	QE0
H	L	X	X	X	X	X	↑	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>
H	L	X	X	X	X	X	↑	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)


↑ = transition from low to high level

QA0, QB0, etc = the level of QA, QB, etc, respectively before the indicated steady-state input conditions were established.

QA<sub>n</sub>, QB<sub>n</sub>, etc = the level of QA, QB, etc, respectively before the most-recent ↑ transition of the clock.


**TYPES SN5496, SN54L96, SN54LS96,  
SN7496, SN74L96, SN74LS96  
5-BIT SHIFT REGISTERS**

typical clear, shift, preset, and shift sequences



7







functional block diagram



**TYPES SN5496, SN54L96, SN54LS96,  
SN7496, SN74L96, SN74LS96  
5-BIT SHIFT REGISTERS**

REVISED OCTOBER 1976

schematics of inputs and outputs



7



## TYPES SN5496, SN7496

### 5-BIT SHIFT REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5496	-55°C to 125°C
SN7496	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltages must be zero or positive with respect to network ground terminal.

#### recommended operating conditions

	SN5496			SN7496			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		10	0		10	MHz
Width of clock input pulse, $t_{w(clock)}$		35			35		ns
Width of preset and clear input pulse, $t_w$		30			30		ns
Serial input setup time, $t_{SU}$ (see Figure 1)		30			30		ns
Serial input hold time, $t_H$ (see Figure 1)		0			0		ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN5496			SN7496			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.8			0.8	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$	High-level input current	any input except preset enable			40			40	$\mu$ A
		preset enable			200			200	
$I_{IL}$	Low-level input current	any input except preset enable			-1.6			-1.6	mA
		preset enable			-8			-8	
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3		48	68		48	79	mA

† For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with the clear input grounded and all other inputs and outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1		25	40	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			25	40	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from preset or preset enable			28	35	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear				55	ns

## TYPES SN54L96, SN74L96 5-BIT SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54L96	-55°C to 125°C
SN74L96	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltage must be zero or positive with respect to network ground terminal.

### recommended operating conditions

	SN54L96			SN74L96			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-200			-200	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Clock frequency, $f_{clock}$	0		5	0		5	MHz
Width of clock, preset, or clear input pulse, $t_w$	100			100			ns
Serial input setup time, $t_{SU}$ (see Figure 1)	100			100			ns
Serial input hold time, $t_H$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54L96			SN74L96			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.8			0.8	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -200 \mu\text{A}$	2.4	3.2		2.4	3.2		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 8 \text{ mA}$			0.2	0.4			V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$	High-level input current	any input except preset enable			20			20	$\mu$ A
		preset enable			100		100		
$I_{IL}$	Low-level input current	any input except preset enable			-0.8			-0.8	mA
		preset enable			-4		-4		
		preset enable							
$I_{OS}$	Short-circuit output current §	$V_{CC} = \text{MAX}$	-10	-29		-9	-29	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3		24	34		24	40	mA

† For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with the clear input grounded and all other inputs and outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock		$C_L = 15 \text{ pF}$ , $R_L = 800 \Omega$ , See Figure 1		50	80
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			50	80	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from preset or preset enable			56	70	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear				110	ns

# TYPES SN54LS96, SN74LS96

## 5-BIT SHIFT REGISTERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS96	-55°C to 125°C
SN74LS96	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS96			SN74LS96			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			4	mA
Clock frequency, $f_{clock}$	0	25		0	25		MHz
Width of clock input pulse, $t_{w(clock)}$	35			35			ns
Width of preset and clear input pulse, $t_w$	30			30			ns
Serial input setup time, $t_{setup}$ (see Figure 1)	30			30			ns
Serial input hold time, $t_{hold}$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS96			SN74LS96			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25	0.4		0.25	0.4		V
$I_I$ Input current at maximum input voltage	Preset enable	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.5			mA
	All others				0.1			
$I_{IH}$ High-level input current	Preset enable	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			100			$\mu$ A
	All others				20			
$I_{IL}$ Low-level input current	Preset enable	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-2			mA
	All others				-0.4			
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 3}$	12	20		12	20		mA

† For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



NOTE 3:  $I_{CC}$  is measured with the clear input grounded and all other inputs and outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Figure 1		25	40	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			25	40	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level output from preset or preset enable				28	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear					55	ns

**TYPES SN5496, SN54L96, SN54LS96,  
SN7496, SN74L96, SN74LS96  
5-BIT SHIFT REGISTERS**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Input pulses are supplied by pulse generators having the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for '96 and 'L96,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, and for 'LS96  $t_r = 15$  ns,  $t_f = 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064 or 1N916.  
 D. Preset may be tested by applying a high-level voltage to the individual preset inputs and pulsing the preset enable or by applying a high-level voltage to the preset enable and pulsing the individual preset inputs.  
 E.  $Q_A$  output is illustrated. Relationship of serial input to other Q outputs is illustrated in the typical shift sequence.  
 F. Outputs are set to the high level prior to the measurement of  $t_{PHL}$  from the clear input.  
 G. For '96 and 'L96,  $V_{ref} = 1.5$  V; for 'LS96  $V_{ref} = 1.3$  V.

FIGURE 1—SWITCHING TIMES

**TTL  
MSI**


**TYPES SN5497, SN7497  
SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS**

BULLETIN NO. DL-S 7611802, DECEMBER 1972—REVISED OCTOBER 1976

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency . . . 32 Megahertz

**description**

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These six-bit serial binary counters feature buffered clock, clear, and enable inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.



The counter is enabled when the clear, strobe, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 64, ie.:



$$f_{out} = \frac{M \cdot f_{in}}{64}$$

where:  $M = F \cdot 2^5 + E \cdot 2^4 + D \cdot 2^3 + C \cdot 2^2 + B \cdot 2^1 + A \cdot 2^0$

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform 12-bit rate multiplication, the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

**schematics of inputs and outputs**



# TYPES SN5497, SN7497 SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS


description (continued)

STATE AND/OR RATE FUNCTION TABLE (See Note A)

INPUTS								OUTPUTS				NOTES	
CLEAR	ENABLE	STROBE	BINARY RATE					NUMBER OF CLOCK PULSES	UNITY/CASCADE	LOGIC LEVEL OR NUMBER OF PULSES			
			F	E	D	C	B			A	Y		Z
H	X	H	X	X	X	X	X	X	H	L	H	H	B
L	L	L	L	L	L	L	L	L	H	L	H	1	C
L	L	L	L	L	L	L	L	H	H	1	1	1	C
L	L	L	L	L	L	L	H	L	H	2	2	1	C
L	L	L	L	L	L	H	L	L	H	4	4	1	C
L	L	L	L	L	H	L	L	L	H	8	8	1	C
L	L	L	L	H	L	L	L	L	H	16	16	1	C
L	L	L	H	L	L	L	L	L	H	32	32	1	C
L	L	L	H	H	H	H	H	H	H	63	63	1	C
L	L	L	H	H	H	H	H	H	L	H	63	1	D
L	L	L	H	L	H	L	L	L	H	40	40	1	E

- NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.  
 B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.  
 C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.  
 D. Unity/cascade is used to inhibit output Y.  
 E.  $f_{out} = \frac{M \cdot f_{in}}{64} = \frac{(8 + 32) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$

functional block diagram



7

## TYPES SN5497, SN7497 SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN5497 (see Note 2)	-55°C to 125°C
SN7497	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

	SN5497		SN7494		UNIT		
	MIN	NOM	MAX	MIN		NOM	MAX
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock pulse, $t_w(\text{clock})$	20			20			ns
Width of clear pulse, $t_w(\text{clear})$	15			15			ns
Enable setup time, $t_{su}$ : (See Figure 1)							
Before positive-going transition of clock pulse	25			25			ns
Before negative-going transition of previous clock pulse	0		$t_w(\text{clock})-10$	0		$t_w(\text{clock})-10$	
Enable hold time, $t_h$ : (See Figure 1)							
After positive-going transition of clock pulse	0		$t_w(\text{clock})-10$	0		$t_w(\text{clock})-10$	ns
After negative-going transition of previous clock pulse	20		$t_{cp}-10$	20		$t_{cp}-10$	
Operating free-air temperature, $T_A$ (See Note 2)	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$	0.2	0.4		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	clock input			80	$\mu$ A
		other inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40	
$I_{IL}$	Low-level input current	clock input			-3.2	mA
		other inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6	
$I_{OS}$	Short circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CCH}$	Supply current, outputs high	$V_{CC} = \text{MAX}$ , See Note 3		58		mA
$I_{CCL}$	Supply current, outputs low	$V_{CC} = \text{MAX}$ , See Note 4		80	120	mA

<sup>†</sup> For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

- NOTES:
- Voltage values are with respect to network ground terminal.
  - An SN5497 in the W package operating at free-air temperatures above 118°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 55°C/W.
  - $I_{CCH}$  is measured with outputs open and all inputs grounded.
  - $I_{CCL}$  is measured with outputs open and all inputs at 4.5 V.

# TYPES SN5497, SN7497 SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS

REVISED OCTOBER 1976

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{ C}$ ,  $N = 10$

PARAMETERS <sup>¶</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$			$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1	25	32		MHz
$t_{PLH}$	Enable	Enable		13	20		ns
$t_{PHL}$				14	21		ns
$t_{PLH}$	Strobe	Z		12	18		ns
$t_{PHL}$				15	23		ns
$t_{PLH}$	Clock	Y		26	39		ns
$t_{PHL}$				20	30		ns
$t_{PLH}$	Clock	Z		12	18		ns
$t_{PHL}$				17	26		ns
$t_{PLH}$	Rate	Z		6	10		ns
$t_{PHL}$				9	14		ns
$t_{PLH}$	Unity/Cascade	Y		9	14		ns
$t_{PHL}$				6	10		ns
$t_{PLH}$	Strobe	Y		19	30		ns
$t_{PHL}$				22	33		ns
$t_{PLH}$	Clock	Enable		19	30		ns
$t_{PHL}$				22	33		ns
$t_{PLH}$	Clear	Y		24	36		ns
$t_{PHL}$		Z		15	23		ns
$t_{PLH}$	Any Rate Input	Y		15	23		ns
$t_{PHL}$			15	23		ns	

<sup>¶</sup>  $f_{max}$   $\equiv$  maximum clock frequency.


$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output.

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output.

## TYPICAL APPLICATION DATA

This application demonstrates how the '97 can be cascaded to perform 18-bit rate multiplication. This scheme is expandable to n-bits by extending the pattern illustrated.

7




As illustrated, two of the 6-bit multipliers can be cascaded by connecting the Z output of unit A to the unity cascade input of unit B, in which case, a two-input NOR gate is used to cascade the remaining multipliers. Alternatively, all three Y outputs can be cascaded with a 3-input NOR gate. The three unused unity cascade inputs can be conveniently terminated by connecting each to its Z output.




# TYPES SN5497, SN7497 SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS


## PARAMETER MEASUREMENT INFORMATION



All three outputs are loaded during testing  
**LOAD CIRCUIT**




**ENABLING FROM POSITIVE-GOING  
TRANSITION OF CLOCK PULSE**



**ENABLING FROM NEGATIVE-GOING  
TRANSITION OF PREVIOUS CLOCK PULSE**


1. Unity/Cascade and pin 2 (rate input) are high, other inputs are low. Clear the counter and apply clock and enable pulse as illustrated.
2. Setup and hold times are illustrated for enabling a single clock pulse (count). Continued application of the enable function will enable subsequent clock pulse (counts) until disabling occurs (enable goes high). The total number of counts will be determined by the total number of positive-going clock transition enabled.

NOTES: A. The input pulse generator has the following characteristics:  $t_w(\text{clock}) = 20 \text{ ns}$ ,  $t_{\text{TLH}} \leq 10 \text{ ns}$ ,  $t_{\text{THL}} \leq 10 \text{ ns}$ ,  $\text{PRR} = 1 \text{ MHz}$ ,  $Z_{\text{out}} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N3064.




Flip-flops are at the maximum count.  
Other inputs are low.

**PROPAGATION DELAY TIMES,  
ENABLE INPUT TO ENABLE OUTPUT**




Unity/cascade and rate inputs are high, other inputs are low,  
and flip-flops are at any count other than maximum.

**PROPAGATION DELAY TIMES, CLOCK TO Z AND Y,  
AND STROBE INPUT TO Z AND Y**



Flip-flops are at a count so that all other inputs to the gate  
under test are high and all other inputs, including other rate  
inputs, are low.

**PROPAGATION DELAY TIMES,  
RATE INPUT TO Z**



Output Z is high.

**PROPAGATION DELAY TIMES,  
UNITY/CASCADE INPUT TO Y**

FIGURE 1—SWITCHING TIMES

TTL  
MSI

# TYPES SN54L98, SN74L98 4-BIT DATA SELECTORS/STORAGE REGISTERS


BULLETIN NO. DL-S 7211822, DECEMBER 1972

## description


These monolithic data selectors/storage registers are composed of four S-R master-slave flip-flops, four AND-OR-INVERT gates, one buffer, and six inverter/drivers.

When the word select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is shifted to the output terminals on the negative-going edge of the clock pulse.

Typical power dissipation is 25 mW. The SN54L98 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74L98 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



## functional block diagram and schematics of inputs and outputs



7

## TYPES SN54L98, SN74L98

### 4-BIT DATA SELECTORS/STORAGE REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	8 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54L98	-55°C to 125°C
SN74L98	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltages must be zero or positive with respect to network ground terminal.

#### recommended operating conditions

	SN54L98			SN74L98			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Width of clock pulse, $t_w(\text{clock})$	200			200			ns
Setup time for high-level data, $t_{su}(H)$	at A, B, C, or D	100		100			ns
	at word select	150		150			
Setup time for low-level data, $t_{su}(L)$	at A, B, C, or D	120		120			ns
	at word select	100		100			
Operating free-air temperature, $T_A$	-55	125		0	70		°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54L98			SN74L98			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.7	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.7 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.7 \text{ V}$ , $I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			100			100	$\mu$ A
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			10			10	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.3 \text{ V}$			-0.18			-0.18	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$			-3			-15	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3		5	9		5	9	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency		3	5		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock input	$C_L = 50 \text{ pF}$ , $R_L = 4 \text{ k}\Omega$ , See Note 4		115	200	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock input			125	200	ns

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI

## TYPES SN54L99, SN74L99 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

BULLETIN NO. DL-S 7211871, DECEMBER 1972

- N-Bit Serial-to-Parallel Converter
- N-Bit Parallel-to-Serial Converter
- N-Bit Storage Register
- J-K Serial Input


### description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, mode control, and two clock inputs. The registers have three modes of operation:

- Parallel (Broadside) load
- Shift right (the direction  $Q_A$  toward  $Q_D$ )
- Shift left (the direction  $Q_D$  toward  $Q_A$ )

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flop and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on a high-to-low transition of clock 1 when the mode control is low. Serial data for the right-shift mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, a D-type, or T-type flip-flop as shown in the function table. Shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_D$  to input C, etc.). Serial data for this mode is entered at the D input. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.



positive logic: see function table

FUNCTION TABLE

MODE CONTROL	INPUTS				OUTPUTS			
	CLOCKS 2 (L) 1 (R)	SERIAL J R-bar	PARALLEL A B C D	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$\bar{Q}_D$
H	H X	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
H	↓ X	X X	a b c d	a	b	c	d	$\bar{d}$
H	↓ X	X X	$Q_B^\dagger$ $Q_C^\dagger$ $Q_D^\dagger$ d	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	d	$\bar{d}$
L	L H	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
L	X ↓	L H	X X X X	$Q_{A0}$	$Q_{A0}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
L	X ↓	L L	X X X X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
L	X ↓	H H	X X X X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
L	X ↓	H L	X X X X	$\bar{Q}_{An}$	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
↑	L L	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
↓	L L	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
↓	L H	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
↑	H L	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
↑	H H	X X	X X X X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$

<sup>†</sup>Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B, and  $Q_D$  to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high to low level, ↑ = transition from low to high level.


a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady-state input conditions were established.

$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent ↓ transition of the clock.

# TYPES SN54L99, SN74L99 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS



functional block diagram



7

dynamic input activated by transition from a high level to a low level.

## schematics of inputs and outputs



## TYPES SN54L99, SN74L99 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	8 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54L99 Circuits	-55°C to 125°C
SN74L99 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. Input voltages must be zero or positive with respect to network ground terminal.

### recommended operating conditions

	SN54L99			SN74L99			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Width of clock pulse, $t_w(\text{clock})$		200			200		ns
Setup time for high-level data at J, $\bar{K}$ , A, B, C, or D inputs, $t_{su}(H)$		100			100		ns
Setup time for low-level data at J, $\bar{K}$ , A, B, C, or D inputs, $t_{su}(L)$		120			120		ns
Hold time at J, K, A, B, C, or D inputs, $t_h$		0			0		ns
Time to enable clock 1, $t_{enable\ 1}$ (see Figure 1)		225			225		ns
Time to enable clock 2, $t_{enable\ 2}$ (see Figure 1)		200			200		ns
Time to inhibit clock 1, $t_{inhibit\ 1}$ (see Figure 1)		100			100		ns
Time to inhibit clock 2, $t_{inhibit\ 2}$ (see Figure 1)		0			0		ns
Operating free-air temperature, $T_A$		-55	125		0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54L99			SN74L99			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage			2			2	V	
$V_{IL}$ Low-level input voltage				0.7		0.7	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = 0.7\text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2	V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = 0.7\text{ V}$ , $I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$ Input current at maximum input voltage	J, $\bar{K}$ , B, C, or D			100			100	$\mu$ A
	M or A			200			200	$\mu$ A
$I_{IH}$ High-level input current	J, $\bar{K}$ , B, C, or D			10			10	$\mu$ A
	M or A			20			20	$\mu$ A
$I_{IL}$ Low-level input current	J, $\bar{K}$ , B, C, or D			-0.18			-0.18	mA
	M or A			-0.36			-0.36	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-3		-15	-3		-15	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3		3.8	9		3.8	9	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3: With all outputs and J and  $\bar{K}$  inputs open, mode control at 4.5 V, inputs A through D grounded,  $I_{CC}$  is measured after a momentary 3 V, then ground, is applied to both clock inputs.



### switching characteristics, $V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency		3	5		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from either clock	$C_L = 50\text{ pF}$ , $R_L = 4\text{ k}\Omega$ , See Figure 2		115	200	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from either clock			125	200	ns

# TYPES SN54L99, SN74L99

## 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS

### PARAMETER MEASUREMENT INFORMATION



NOTE: A input is at the low level.

FIGURE 1—CLOCK ENABLE/INHIBIT TIMES




FIGURE 2—SWITCHING TIMES

- NOTES: A. The input waveforms are supplied by pulse generators having the following characteristics:  $Z_{out} \approx 50 \Omega$ . For data pulse generator:  $t_w \geq 150 \text{ ns}$ ,  $PRR \leq 500 \text{ kHz}$ ,  $t_{setup(L)} = 120 \text{ ns}$ , and  $t_{setup(H)} = 100 \text{ ns}$ . For clock pulse generator:  $t_w \geq 200 \text{ ns}$  and  $PRR \leq 1 \text{ MHz}$ . When testing  $f_{max}$ , vary PRR.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N916.
- D. When data input is applied to J and  $\bar{K}$  inputs, the output waveform applies only to output  $Q_A$ .

7

TTL  
MSI

TYPES SN54100, SN74100  
8-BIT BISTABLE LATCHES

BULLETIN NO. DL-S 7211830, DECEMBER 1972

SN54100 . . . J OR W PACKAGE  
SN54100 . . . J OR N PACKAGE  
(TOP VIEW)

logic

FUNCTION TABLE  
(Each Latch)


INPUTS		OUTPUTS	
D	G	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	$Q_0$	$\bar{Q}_0$

H = high level, X = irrelevant  
 $Q_0$  = the level of Q before the high-to-low transition of G

description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was setup at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.


These circuits are completely compatible with all popular TTL or DTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Typical power dissipation is 40 milliwatts per latch. The SN54100 is characterized for operation over the full military temperature range of  $-55^{\circ}$  to  $125^{\circ}\text{C}$ ; the SN74100 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .




positive logic: see function table

NC—No internal connection

functional block diagram (each latch)



schematic (each latch)



Resistor values shown are nominal and in ohms.

7

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54100	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74100	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter input transistor. For this circuit, this rating applies between the enable and D inputs of any latch.



# TYPES SN54100, SN74100

## 8-BIT BISTABLE LATCHES

REVISED OCTOBER 1976

### recommended operating conditions

	SN54100			SN74100			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of enabling pulse, $t_w$	20			20			ns
Setup time, $t_{su}$	20			20			ns
Hold time, $t_h$	5			5			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage			0.8		V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	D input	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		80	$\mu$ A
		G input		320		
$I_{IL}$	Low-level input current	D input	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-3.2	mA
		G input		-12.8		
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54100	-20	-57	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3	SN74100	-18	-57	mA
			SN54100	64	92	mA
			SN74100	64	106	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is tested with all inputs grounded and all outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	D	Q	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 4		16	30	ns
$t_{PHL}$					14	25	
$t_{PLH}$	G	Q			16	30	ns
$t_{PHL}$					7	15	

<sup>¶</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Test circuit and voltage waveforms are the same as those shown for the '75, '77, 'L75, and 'L77 on page 7-40.

TTL  
MSI

TYPES SN54116, SN74116  
DUAL 4-BIT LATCHES WITH CLEAR

BULLETIN NO. DL-S 7211849, DECEMBER 1972

- Two Independent 4-Bit Latches in a Single Package
- Separate Clear Inputs Provide One-Step Clearing Operation
- Dual Gated Enable Inputs Simplify Cascading and Register Implementations
- Compatible for Use with TTL and DTL Circuits
- Input Clamping Diodes Simplify System Design

description

These monolithic TTL circuits utilize D-type bistables to implement two independent four-bit latches in a single package. Each four-bit latch has an independent asynchronous clear input and a gated two-input enable circuit. When both enable inputs are low, the output levels will follow the data input levels. When either or both of the enable inputs are taken high, the outputs remain at the last levels setup at the inputs prior to the low-to-high-level transition at the enable input(s). After this, the data inputs are locked out.

The clear input is overriding and when taken low will reset all four outputs low regardless of the levels of the enable inputs.

The SN54116 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74116 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE  
(EACH LATCH)

CLEAR	ENABLE		DATA	OUTPUT Q
	$\bar{G}_1$	$\bar{G}_2$		
H	L	L	L	L
H	L	L	H	H
H	X	H	X	$Q_0$
H	H	X	X	$Q_0$
L	X	X	X	L


H = high level, L = low level, X = irrelevant  
 $Q_0$  = the level of Q before these input conditions were established.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54116 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74116 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

SN54116 . . . J OR W PACKAGE  
SN74116 . . . J OR N PACKAGE  
(TOP VIEW)



functional block diagram (each 4-bit latch)



7

## TYPES SN54116, SN74116 DUAL 4-BIT LATCHES WITH CLEAR

### recommended operating conditions

	SN54116			SN74116			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-800			-800			$\mu$ A
Low-level output current, $I_{OL}$	16			16			mA
Input pulse width, $t_W$	Enable	18		18			ns
	Clear	18		18			
Data setup time, $t_{SU}$	High logic level	8		8			ns
	Low logic level	14		14			
Clear inactive-state setup time, $t_{SU}$	8		8			ns	
Data release time, high-level data, $t_{release}$	2			2			ns
Data hold time, low-level data, $t_H$	8		8			ns	
Operating free-air temperature, $T_A$	-55	125	0	70	70		$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage		0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.5			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$	0.2	0.4		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$	1			mA
$I_{IH}$	High-level input current	$\bar{G}1, \bar{G}2$ , or clear	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40	$\mu$ A
		Any D			60	
$I_{IL}$	Low-level input current	$\bar{G}1, \bar{G}2$ , or clear	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6	mA
		Any D, initial peak			-2.4	
		Any D, steady-state			-1.6	
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54116	-20	-57	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2	Condition A	60	100	mA
			Condition B	40	70	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2: With outputs open,  $I_{CC}$  is measured for the following conditions:

- A. All inputs grounded.
- B. All  $\bar{G}$  inputs are grounded and all other inputs are at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Enable	Any Q	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1	19	30	ns	
$t_{PHL}$				15	22		
$t_{PLH}$	Data	Q		10	15	ns	
$t_{PHL}$				12	18		
$t_{PHL}$	Clear	Any Q		15	22	ns	

<sup>¶</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output



$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

# TYPES SN54116, SN74116 4-BIT LATCHES WITH CLEAR


schematics of inputs and outputs



## PARAMETER MEASUREMENT INFORMATION



SWITCHING TIMES FROM CLEAR AND ENABLE INPUTS



SWITCHING TIMES FROM DATA INPUTS

- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, PRR = 1 MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064.  
 D. The other enable input is low.  
 E. Clear input is high.

FIGURE 1


**TTL  
MSI**

**TYPES SN54120, SN74120  
DUAL PULSE SYNCHRONIZERS/DRIVERS**

BULLETIN NO. DL-S 7211537, SEPTEMBER 1971—REVISED DECEMBER 1972

- Generates Either a Single Pulse or Train of Pulses Synchronized with Control Functions
- Ideal for Implementing Sync-Control Circuits Similar to those Used in Oscilloscopes
- Latched Operation Ensures that Output Pulses Are Not Clipped
- High-Fan-Out Complementary Outputs Drive System Clock Lines Directly
- Internal Input Pull-Up Resistors Eliminate Need for External Components
- Diode-Clamped Inputs Simplify System Design
- Typical Propagation Delays:  
9 Nanoseconds through One Level  
16 Nanoseconds through Two Levels

SN54120 . . . J OR W PACKAGE  
SN74120 . . . J OR N PACKAGE  
(TOP VIEW)



**description**

These monolithic pulse synchronizers are designed to synchronize an asynchronous or manual signal with a system clock. Reliable response is ensured as the input signals are latched up; therefore duration of logic input is not critical and the adverse effects of contact-bounce of a manual input are eliminated. The ability to pass output pulses is started and stopped by the levels or pulses applied to the latch inputs S1, S2, or R in accordance with the function table. High-speed circuitry is utilized throughout the clock paths to minimize skew with respect to the system clock.

After initiation, the mode control (M) input determines whether a series of pulses or only one pulse is passed. In the absence of a stop command, the clock driver will continue to pass clock pulses as long as the mode control input is low (see Figures 2 through 4). If the mode control input is high only a single clock pulse will be passed (see Figure 5).

When the mode control is set to pass a series of pulses, the last pulse out is determined by two general rules:

- When pulses are terminated by the S or R inputs, conditions meeting the setup times (specified under recommended operating conditions) will dominate.
- Low-to-high-level transitions at the mode control input should be avoided during the 20-nanosecond period immediately following the negative transition of the input clock pulse as transitions during this time period may or may not allow the next pulse to pass (see Figures 4 and 5). When pulses are terminated by the mode control input, a positive transition at the mode control input meeting the high-level setup time,  $t_{su}(H)$ , (specified under recommended operating conditions) will pass that positive clock pulse then inhibit remaining clock pulses. The clock input (C) is latch-controlled ensuring that once initiated the output pulse will not be terminated until the full pulse has been passed.

**FUNCTION TABLE**

INPUTS			FUNCTION
R	S1	S2	
X	L	X	Pass Output Pulses
X	X	L	Pass Output Pulses
L	H	H	Inhibit Output Pulses
H	↓	H	Start Output Pulses
H	H	↓	Start Output Pulses
↓	H	H	Stop Output Pulses
H	H	H	Continue <sup>†</sup>

H = high level (steady state)  
L = low level (steady state)  
↓ = transition from H to L  
X = irrelevant  
<sup>†</sup>Operation initiated by last ↓ transition continues.

7


## TYPES SN54120, SN74120 DUAL PULSE SYNCHRONIZERS/DRIVERS

### description (continued)

This clock driver circuit is entirely compatible for use with either digital logic circuits or mechanical switches for input controls since all inputs, except the clock, have internal pull-up resistors. This eliminates the requirement to supply an external resistor to prevent the input from floating when the control switch is open. The internal resistor also means that these inputs may be left disconnected if unused.


Typical propagation delay time is 9 nanoseconds to the  $\bar{Y}$  output and 16 nanoseconds to the Y output from the clock input. The outputs will drive 60 Series 54/74 loads at a high logic level and 30 loads at a low logic level. Typical power dissipation is 127 milliwatts per driver. The SN54120 is characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74120 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### functional block diagram (each driver)



7

### schematics of inputs and outputs



## TYPES SN54120, SN74120 DUAL PULSE SYNCHRONIZERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54120 Circuits	-55°C to 125°C
SN74120 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the S1 and S2 inputs.

### recommended operating conditions

	SN54120			SN74120			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2.4			-2.4	mA
Low-level output current, $I_{OL}$			48			48	mA
Setup time (see Figures 2 thru 5)	Any input except mode control, $t_{su}(H \text{ or } L)$		12	12		ns	
	Mode control	$t_{su}(H)$	0	0			
		$t_{su}(L)$	12	12			
Hold time (see Figures 3 and 5)	Any input except mode control, $t_h(H \text{ or } L)$		3	3		ns	
	Mode control, $t_h(H \text{ or } L)$		20	20			
Operating free-air temperature, $T_A$	-55	125	0	70		°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -2.4 \text{ mA}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 48 \text{ mA}$	0.2		0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	Clock input			80	μA
	Other inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		-0.12 -0.2 -0.36	mA
$I_{IL}$ Low-level input current	Clock input			-3.2	mA
	Other inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-2.1	mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-35		-90	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3	51		90	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with ground applied to all inputs except R which is at 4.5 V and all outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$


PARAMETER ¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C	Y	$C_L = 45 \text{ pF}$ , $R_L = 133 \Omega$ , See Figure 1	14		22	ns
$t_{PHL}$				17		25	
$t_{PLH}$	C	∇		10		16	ns
$t_{PHL}$				8		13	

¶  $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ Propagation delay time, high-to-low-level output


# TYPES SN54120, SN74120 DUAL PULSE SYNCHRONIZERS/DRIVERS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The clock input pulse in figures 2 through 5 is supplied by a generator having the following characteristics:  $t_w(\text{clock}) \geq 15 \text{ ns}$ ,  $\text{PRR} \leq 1 \text{ MHz}$ , and  $Z_{\text{out}} \approx 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.  
C. All diodes are 1N3064.


FIGURE 1—LOAD CIRCUIT FOR SWITCHING TESTS



NOTE: Mode control and R inputs are low unused S input is high.

7

FIGURE 2—INITIATING AND TERMINATING PULSE TRAIN FROM S INPUTS



NOTE: Mode control input is low and unused S input is high.

FIGURE 3—INITIATING PULSE TRAIN FROM S AND TERMINATING WITH R INPUTS



**TYPES SN54120, SN74120**  
**DUAL PULSE SYNCHRONIZERS/DRIVERS**

PARAMETER MEASUREMENT INFORMATION




FIGURE 4—INITIATING AND TERMINATING PULSE TRAIN WITH MODE CONTROL INPUT

7




FIGURE 5—ENABLING SINGLE PULSE

TTL  
MSI


## TYPES SN54LS124, SN54S124, SN74LS124, SN74S124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

BULLETIN NO. DLS 7612025, MARCH 1974—REVISED OCTOBER 1976

- Two Independent VCO's in a 16-Pin Package
- Output Frequency Set by Single External Component:
  - Crystal for High-Stability Fixed-Frequency Operation
  - Capacitor for Fixed- or Variable-Frequency Operation
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Output Circuitry
- Highly Stable Operation over Specified Temperature and/or Supply Voltage Ranges

TYPE	GUARANTEED FREQUENCY SPECTRUM	TYPICAL $f_{max}$	TYPICAL POWER DISSIPATION
'LS124	1 Hz to 20 MHz	30 MHz	150 mW
'S124	1 Hz to 60 MHz	85 MHz	525 mW

SN54LS124, SN54S124 . . . J OR W PACKAGE  
SN74LS124, SN74S124 . . . J OR N PACKAGE  
(TOP VIEW)



### description

The 'LS124 and 'S124 feature two independent voltage-controlled oscillators (VCO) in a single monolithic chip. The output frequency of each VCO is established by a single external component, either a capacitor or a crystal, in combination with two voltage-sensitive inputs, one for frequency range and one for frequency control. These inputs can be used to vary the output frequency as shown under typical characteristics for the 'S124. The concept also applies for the 'LS124. These highly stable oscillators can be set to operate at any frequency typically between 0.12 Hz and 30 MHz ('LS124) or 0.12 hertz and 85 megahertz ('S124). Under the conditions used in Figure 3, the output frequency can be approximated as follows:

$$f_o = \frac{1 \times 10^{-4}}{C_{ext}} \text{ for 'LS124, } f_o = \frac{5 \times 10^{-4}}{C_{ext}} \text{ for 'S124}$$

where:  $f_o$  = output frequency in hertz

$C_{ext}$  = external capacitance in farads.

These devices can operate from a single 5-volt supply. However, one set of supply-voltage and ground pins ( $V_{CC}$  and GND) is provided for the enable, synchronization-gating, and output sections, and a separate set ( $\ominus V_{CC}$  and  $\ominus GND$ ) is provided for the oscillator and associated frequency-control circuits so that effective isolation can be accomplished in the system.

The enable input of these devices starts or stops the output pulses when it is low or high, respectively. The internal oscillator of the 'LS124 runs continuously even while the output is disabled, whereas the internal oscillator of the 'S124 is itself started and stopped by the enable input. The enable input is one standard load in each series. The enable input and the buffered output operate at standard Schottky-clamped TTL levels.


The pulse synchronization-gating section ensures that the first output pulse is neither clipped nor extended. Duty cycle of the square-wave output is fixed at approximately 50 percent. Simultaneous operation of both VCO's in the same package is not recommended.

The SN54LS124 and SN54S124 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS124 and SN74S124 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# TYPES SN54LS124, SN54S124, SN74LS124, SN74S124

## DUAL VOLTAGE-CONTROLLED OSCILLATORS

schematics of inputs and outputs



7

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Notes 1 and 2)	7 V
Input voltage: 'LS124 Enable input	7 V
'LS124 Frequency control or range input	V <sub>CC</sub>
'S124	5.5 V
Operating free-air temperature range: SN54LS124, SN54S124	-55°C to 125°C
SN74LS124, SN74S124	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to the appropriate ground terminal.  
 2. Throughout this data sheet, the symbol V<sub>CC</sub> is used for the voltage applied to both the V<sub>CC</sub> and  $\ominus$ V<sub>CC</sub> terminals, unless otherwise noted.

## TYPES SN54LS124, SN74LS124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

### recommended operating conditions

	SN54LS124			SN74LS124			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Input voltage at frequency control or range input, $V_{I(freq)}$ or $V_{I(rng)}$	0			5			V
High-level output current, $I_{OH}$				-1.2			mA
Low-level output current, $I_{OL}$				12			mA
Output frequency (enabled), $f_o$	1			1			Hz
	20			20			MHz
Operating free-air temperature, $T_A$	-55	125		0	70		$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS124			SN74LS124			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage at enable		2			2			V
$V_{IL}$	Low-level input voltage at enable		0.7			0.8			V
$V_{IK}$	Input clamp voltage at enable	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -1.2 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, \ominus V_{CC} \text{ open}, I_{OL} = 12 \text{ mA}$ $V_{IL} = V_{ILmax}, I_{OL} = 24 \text{ mA}$	0.25	0.4		0.25	0.4		V
$I_I$	Input current	Freq control or range	$V_{CC} = \text{MAX}$						
			$V_I = 5 \text{ V}$	50	250	50	250	$\mu$ A	
			$V_I = 1 \text{ V}$	10	50	10	50		
$I_I$	Input current at maximum input voltage	Enable	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1		0.1	mA
$I_{IH}$	High-level input current	Enable	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20		20	$\mu$ A
$I_{IL}$	Low-level input current	Enable	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4		-0.4	mA
$I_{OS}$	Short-circuit output current‡	$V_{CC} = \text{MAX}$	-40	-225		-40	-225		mA
$I_{CC}$	Supply current, total into pins 15 and 16	$V_{CC} = \text{MAX},$ See Note 2	30	50		30	50		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs disabled and open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $R_L = 667 \Omega, C_L = 45 \text{ pF}, T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_o$	Output frequency (capacitor controlled)	$C_{ext} = 2 \text{ pF}$ $V_{I(freq)} = 4 \text{ V}, V_{I(rng)} = 1 \text{ V}$ $V_{I(freq)} = 1 \text{ V}, V_{I(rng)} = 5 \text{ V}$	20	30		MHz
$f_o$	Output frequency (crystal controlled)	$\ominus V_{CC} = 3 \text{ V}, V_{I(freq)} = V_{I(rng)} = 0 \text{ V}$	10	20		MHz
	Output duty cycle	$C_{ext} = 8.3 \text{ pF}$ to $500 \mu\text{F}$	50%			
$t_{PHL}$	Propagation delay time, high-to-low-level output from enable	$f_o \geq 1 \text{ Hz}$	30+*			ns

\*The delay will typically be 30 ns plus up to one period of one cycle (i.e.,  $30 \text{ ns} + \frac{1 \times 10^9}{f_o(\text{Hz})} \text{ ns}$ ) depending upon the timing of the enable pulse with respect to the signal generated by the internal oscillator.

## TYPES SN54S124, SN74S124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

### recommended operating conditions

	SN54S124			SN74S124			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
Input voltage at frequency control or range input, $V_{I(freq)}$ or $V_{I(rng)}$	1		5	1		5	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Output frequency (enabled), $f_o$	1			1			Hz
			60			60	MHz
Operating free-air temperature, $T_A$	-55		125	0		70	°C

NOTE 1: Throughout this data sheet, the symbol  $V_{CC}$  is used for the voltage applied to both pins 15 and 16.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage at enable		2			V	
$V_{IL}$	Low-level input voltage at enable				0.8	V	
$V_{IK}$	Input clamp voltage at enable	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.2	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	SN54S'	2.5	3.4	V	
			SN74S'	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 20 \text{ mA}$			0.5	V	
$I_I$	Input current	Freq control or range	$V_{CC} = \text{MAX}$	$V_I = 5 \text{ V}$	10	50	$\mu\text{A}$
				$V_I = 1 \text{ V}$	1	15	
$I_I$	Input current at maximum input voltage	Enable	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$		1	mA	
$I_{IH}$	High-level input current	Enable	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$		50	$\mu\text{A}$	
$I_{IL}$	Low-level input current	Enable	$V_{CC} = \text{MAX}$ , $V_I = 0.5 \text{ V}$		-2	mA	
$I_{OS}$	Short-circuit output current§		$V_{CC} = \text{MAX}$	-40	-100	mA	
$I_{CC}$	Supply current, total into pins 15 and 16		$V_{CC} = \text{MAX}$ , See Note 2	105	150	mA	
			$V_{CC} = \text{MAX}$ , $T_A = 125^\circ\text{C}$ , See Note 2	W package only	110		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs disabled and open.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $R_L = 280 \Omega$ , $C_L = 15 \text{ pF}$ , $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_o$	Output frequency	$C_{ext} = 2 \text{ pF}$	$V_{I(freq)} = 4 \text{ V}$ , $V_{I(rng)} = 1 \text{ V}$	60	85	MHz
			$V_{I(freq)} = 1 \text{ V}$ , $V_{I(rng)} = 5 \text{ V}$	25	40	
	Output duty cycle	$C_{ext} = 8.3 \text{ pF}$ to $500 \mu\text{F}$		50%		
$t_{PHL}$	Propagation delay time, high-to-low-level output from enable	$f_o = 1 \text{ Hz}$ to $20 \text{ MHz}$		1.4		s
		$f_o > 20 \text{ MHz}$		$f_o(\text{Hz})$	70	ns

## TYPES SN54LS124, SN54S124, SN74LS124, SN74S124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

### TYPICAL APPLICATION DATA

#### free-running oscillator

Free-running oscillators can be implemented for most systems by setting the output frequency of the VCO with either a capacitor or a crystal. If excitation is provided with a capacitor the frequency control and/or range inputs can be used to vary the output frequency.

When the 'S124 is excited with a crystal, low-frequency response ( $\leq 1$  MHz) can be improved if a relatively small capacitor (5 to 15 pF) is paralleled with the crystal. When operated at the fundamental frequency of a crystal, the frequency control input should be high ( $\approx 5$  V) and the range input should be low (grounded) for maximum stability over temperature and supply voltage variations.

When the 'LS124 is excited with a crystal, a small capacitor (2 to 10 pF) should be placed in series with the crystal and the  $V_{CC}$  supply should be lowered to approximately 3 V. A series-resonant, fundamental-mode crystal with series resistance less than 200 ohms should be used. The frequency control and range inputs should be grounded. The maximum recommended frequency for crystal-excited operation is 10 MHz.

#### phase-locked loops

A basic crystal-controlled phase-locked loop is illustrated in Figure 1. This application can be used for implementation of:

- A highly stable fixed-frequency clock generator.
- A highly stable fixed- or variable-frequency synthesizer.
- A highly efficient "slave-clock" system for synchronizing off-card, remote, or data-interfacing clock systems

With fixed division rates for both M and N, the output frequency ( $f_o$ ) will be stable at  $f_o = \frac{N}{M} f_1$ . Obviously, either M or N, or both, could be programmable counters in which case the output frequency ( $f_o$ ) will be a variable frequency dependent on the instantaneous value of  $\frac{N}{M} f_1$ .

The crystal-controlled VCO can be operated up to 60 MHz with an accuracy that is dependent on the crystal. At the higher frequencies, response of the phase comparator can become a limiting factor and one of the following approaches may be necessary to extend the operating frequency range.

- Frequencies  $\frac{f_1}{M}$  and  $\frac{f_1}{N}$  can be divided equally by the same constant (K) also shown in Figure 1. The constant can be any value greater than unity ( $K > 1$ ), and should be selected to yield frequency ranges that can be handled adequately by the phase-comparator and filter. The output frequency ( $f_o$ ) retains the same relationship as previously explained because now:

$$f_o = \frac{KN}{KM} f_1 = \frac{N}{M} f_1$$

- In another method, the comparison of  $\frac{f_1}{M}$  and  $\frac{f_1}{N}$  can be performed with either an SN54LS85/SN74LS85 or SN54S85/SN74S85. The resultant  $A > B$  and  $A < B$  outputs from the 'LS85 or 'S85 permit the detector to be simplified to a charge-pump circuit. See Figure 2.

7

# TYPES SN54S124, SN74S124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

## TYPICAL APPLICATION DATA




FIGURE 1—PHASE-LOCKED LOOP




FIGURE 2—HIGH-FREQUENCY PHASE-LOCKED LOOP

## TYPICAL CHARACTERISTICS ('S124 only)

7




FIGURE 3




FIGURE 4

NOTE:  $f_o = f_n \times f_o(\text{base})$ .

**TTL  
MSI**

**TYPES SN54S135, SN74S135  
QUADRUPLE EXCLUSIVE-OR/NOR GATES**

BULLETIN NO. DL-S 7211826, DECEMBER 1972


- Fully Compatible with Most TTL and TTL MSI Circuits
- Fully Schottky Clamping Reduces Delay Times . . . 8 ns Typical
- Can Operate as Exclusive-OR Gate (C Input Low) or as Exclusive-NOR Gate (C Input High)

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
L	H	L	H
H	L	L	H
H	H	L	L
L	L	H	H
L	H	H	L
H	L	H	L
H	H	H	H



H = high level, L = low level

SN54S135 . . . J OR W PACKAGE  
SN74S135 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic:  $Y = (A \oplus B) \oplus C = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + ABC$

schematics of inputs and outputs



7

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S135	-55°C to 125°C
SN74S135	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



## TYPES SN54S135, SN74S135 QUADRUPLE EXCLUSIVE-OR/NOR GATES

### recommended operating conditions

	SN54S135			SN74S135			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$ High-level input voltage			2		V	
$V_{IL}$ Low-level input voltage				0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	SN54S'	2.5	3.4	V	
		SN74S'	2.7	3.4		
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	µA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$			-40	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2			65	99	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	B or A = L, C = L	$C_L = 15 \text{ pF},$ $R_L = 280 \Omega,$ See Note 3	8.5	13	ns
$t_{PHL}$				11	15	
$t_{PLH}$	A or B	B or A = H, C = L		8	12	ns
$t_{PHL}$				9	13.5	
$t_{PLH}$	A or B	B or A = L, C = H		10	15	ns
$t_{PHL}$				6.5	10	
$t_{PLH}$	A or B	B or A = H, C = H		8.5	12	ns
$t_{PHL}$				7	11	
$t_{PLH}$	C	A = B		8	12	ns
$t_{PHL}$				9.5	14.5	
$t_{PLH}$	C	A ≠ B	7.5	11.5	ns	
$t_{PHL}$			8	12		

¶  $t_{PLH} \equiv$  propagation delay time, low-to-high-level output

$t_{PHL} \equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

# TYPES SN54136, SN54LS136, SN74136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS


BULLETIN NO. DL-S 7611827, DECEMBER 1972—REVISED OCTOBER 1976

SN54136, SN54LS136 . . . J OR W PACKAGE  
SN74136, SN74LS136 . . . J OR N PACKAGE  
(TOP VIEW)





FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

H = high level, L = low level



schematics of inputs and outputs



7

# TYPES SN54136, SN74136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54136	-55°C to 125°C
SN74136	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54136			SN74136			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
High-level output voltage, $V_{OH}$	5.5			5.5			V		
Low-level output current, $I_{OL}$	16			16			mA		
Operating free-air temperature, $T_A$	-55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -8 \text{ mA}$			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$			250	$\mu\text{A}$
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CC}$ Supply current, high-level output	$V_{CC} = \text{MAX},$ See Note 2	SN54136		30	43
		SN74136		30	50

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER‡	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3	12	18	ns	
$t_{PHL}$				39	50		
$t_{PLH}$	A or B	Other input high	See Note 3	14	22	ns	
$t_{PHL}$				42	55		

‡  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

REVISED OCTOBER 1976

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS136	-55°C to 125°C
SN74LS136	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	SN54LS136			SN74LS136			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS136			SN74LS136			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$			100			100	μA
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4	0.25	0.4	V
	$I_{OL} = 4 \text{ mA}$					0.35	0.5	
	$I_{OL} = 8 \text{ mA}$							
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.2			0.2	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			40			40	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			-0.8	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2			6.1	10	6.1	10	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

## switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 4	18	30	ns	
$t_{PHL}$				18	30		
$t_{PLH}$	A or B	Other input high		18	30	ns	
$t_{PHL}$				18	30		

¶  $t_{PLH} \equiv$  propagation delay time, low-to-high-level output

$t_{PHL} \equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI

## TYPES SN54LS138, SN54LS139, SN54S138, SN54S139, SN74LS138, SN74LS139, SN74S138, SN74S139 DECODERS/DEMULTIPLEXERS

BULLETIN NO. DL-S 7611804, DECEMBER 1972—REVISED OCTOBER 1976

- Designed Specifically for High-Speed: Memory Decoders Data Transmission Systems
- 'S138 and 'LS138 3-to-8-Line Decoders Incorporate 3 Enable Inputs to Simplify Cascading and/or Data Reception
- 'S139 and 'LS139 Contain Two Fully Independent 2-to-4-Line Decoders/ Demultiplexers
- Schottky Clamped for High Performance

TYPE	TYPICAL PROPAGATION DELAY (3 LEVELS OF LOGIC)	TYPICAL POWER DISSIPATION
'LS138	22 ns	32 mW
'S138	8 ns	245 mW
'LS139	22 ns	34 mW
'S139	7.5 ns	300 mW

### description


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138 and 'S138 decode one-of-eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The 'LS139 and 'S139 comprise two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs each of which represents only one normalized Series 54LS/74LS load ('LS138, 'LS139) or one normalized Series 54S/74S load ('S138, 'S139) to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design. Series 54LS and 54S devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74LS and 74S devices are characterized for  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  industrial systems.

SN54LS138, SN54S138 ... J OR W PACKAGE  
SN74LS138, SN74S138 ... J OR N PACKAGE  
(TOP VIEW)



SN54LS139, SN54S139 ... J OR W PACKAGE  
SN74LS139, SN74S139 ... J OR N PACKAGE  
(TOP VIEW)




7

# TYPES SN54LS138, SN54S138, SN54LS139, SN54S139 SN74LS138, SN74S138, SN74LS139, SN74S139 DECODERS/DEMULTIPLEXERS

functional block diagrams and logic

'LS138, 'S138




'LS138, 'S138  
FUNCTION TABLE

INPUTS			OUTPUTS								
ENABLE	SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	G2*	C	B	A							
X	H	X	X	X	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	L	H
H	L	L	L	H	H	H	H	H	H	H	L
H	L	L	L	H	H	H	H	H	H	H	L

\*G2 = G2A + G2B  
H = high level, L = low level, X = irrelevant

'LS139, 'S139




'LS139, 'S139  
(EACH DECODER/DEMULTIPLEXER)  
FUNCTION TABLE

INPUTS			OUTPUTS			
ENABLE	SELECT		Y0	Y1	Y2	Y3
G	B	A				
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	L	L

H = high level, L = low level, X = irrelevant

7

schematics of inputs and outputs



# TYPES SN54LS138, SN54LS139, SN74LS138, SN74LS139, DECODERS/DEMULTIPLEXERS

REVISED OCTOBER 1976

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS138, SN54LS139 Circuits	-55°C to 125°C
SN74LS138, SN74LS139 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	SN54LS138 SN54LS139			SN74LS138 SN74LS139			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS138 SN54LS139			SN74LS138 SN74LS139			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5			-1.5		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4			-0.4		mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-6	-40		-5	-42		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ Outputs enabled and open	'LS138	6.3	10	'LS139	6.3	10	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

## switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54LS138 SN74LS138			SN54LS139 SN74LS139			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Binary Select	Any	2	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 2	13	20		13	20		ns
$t_{PHL}$					27	41		22	33		ns
$t_{PLH}$			3		18	27		18	29		ns
$t_{PHL}$					26	39		25	38		ns
$t_{PLH}$	Enable	Any	2		12	18		16	24		ns
$t_{PHL}$					21	32		21	32		ns
$t_{PLH}$			3		17	26					ns
$t_{PHL}$					25	38					ns

¶  $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output.

NOTE 2: Load circuits and waveforms are shown on page 3-11.

## TYPES SN54S138, SN54S139, SN74S138, SN74S139 DECODERS/DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S138, SN54S139 Circuits	-55°C to 125°C
SN74S138, SN74S139 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S138 SN74S139			SN74S138 SN74S139			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S138 SN74S139		SN54S139 SN74S139		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
$V_{IH}$ High-level input voltage		2		2		V	
$V_{IL}$ Low-level input voltage		0.8		0.8		V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$	-1.2		-1.2		V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	SN54S'	2.5	3.4	2.5	3.4	V
		SN74S'	2.7	3.4	2.7	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 20 \text{ mA}$	0.5		0.5		V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$	1		1		mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$	50		50		μA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5 \text{ V}$	-2		-2		mA	
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-40	-100	-40	-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , Outputs enabled and open	49	74	60	90	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54S138, SN74S139			SN54S139 SN74S139			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Binary select	Any	2	$C_L = 15 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 3	4.5	7		5	7.5		ns
$t_{PHL}$					7	10.5		6.5	10		
$t_{PLH}$			7.5		12		7	12		ns	
$t_{PHL}$			8		12		8	12		ns	
$t_{PLH}$	Enable	Any	2		5	8		5	8		ns
$t_{PHL}$					7	11		6.5	10		
$t_{PLH}$			7		11					ns	
$t_{PHL}$			7		11					ns	

¶  $t_{PLH}$  = propagation delay time, low-to-high-level output

¶  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and waveforms are shown on page 3-10.




- Drives gas-filled cold-cathode indicator tubes directly
- Fully decoded inputs ensure all outputs are off for invalid codes
- Input clamping diodes minimize transmission-line effects

FUNCTION TABLE

INPUT				OUTPUT
D	C	B	A	ON†
L	L	L	L	0
L	L	L	H	1
L	L	H	L	2
L	L	H	H	3
L	H	L	L	4
L	H	L	H	5
L	H	H	L	6
L	H	H	H	7
H	L	L	L	8
H	L	L	H	9
H	L	H	L	NONE
H	L	H	H	NONE
H	H	L	L	NONE
H	H	L	H	NONE
H	H	H	L	NONE
H	H	H	H	NONE

H = high level, L = low level  
† All other outputs are off



description


7

The SN74141 is a second-generation BCD-to-decimal decoder designed specifically to drive cold-cathode indicator tubes. This decoder demonstrates an improved capability to minimize switching transients in order to maintain a stable display.

Full decoding is provided for all possible input states. For binary inputs 10 through 15, all the outputs are off. Therefore the SN74141, combined with a minimum of external circuitry, can use these invalid codes in blanking leading- and/or trailing-edge zeros in a display. The ten high-performance, n-p-n output transistors have a maximum reverse current of 50 microamperes at 55 volts.

Low-forward-impedance diodes are also provided for each input to clamp negative-voltage transitions in order to minimize transmission-line effects. Power dissipation is typically 80 milliwatts. The SN74141 is characterized for operation over the temperature range of 0°C to 70°C.

functional block diagram



# TYPE SN74141 BCD-TO-DECIMAL DECODER/DRIVER

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Current into any output (off-state)	2 mA
Operating free-air temperature range	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Off-state output voltage			60	V
Operating free-air temperature, $T_A$	0		70	$^{\circ}\text{C}$

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)



PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -5 \text{ mA}$			-1.5	V
$V_{O(\text{on})}$	On-state output voltage	$V_{CC} = \text{MIN}, I_O = 7 \text{ mA}$			2.5	V
$V_{O(\text{off})}$	Off-state output voltage for input counts 0 thru 9	$V_{CC} = \text{MAX}, I_O = 0.5 \text{ mA}$	60			V
$I_{O(\text{off})}$	Off-state reverse current	$V_{CC} = \text{MAX}, V_O = 55 \text{ V}$			50	$\mu\text{A}$
$I_{O(\text{off})}$	Off-state reverse current for input counts 10 thru 15	$V_{CC} = \text{MAX}, T_A = 55^{\circ}\text{C}$ $V_O = 30 \text{ V}, T_A = 70^{\circ}\text{C}$			5 15	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	A input			40	$\mu\text{A}$
		B, C, or D input			80	
$I_{IL}$	Low-level input current	A input			-1.6	mA
		B, C, or D input			-3.2	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2		16	25	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>This typical value is at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

## schematics of inputs and outputs



TTL  
MSI

# TYPE SN74142 BCD COUNTER/4-BIT LATCH/BCD DECODER/DRIVER

BULLETIN NO. DL-S 7211719, MAY 1972—REVISED DECEMBER 1972

FUNCTION TABLE

INPUTS			OUTPUTS	
COUNT PULSE (CLOCK)	CLEAR	LATCH STROBE	ON <sup>†</sup>	$\bar{Q}_D$
X	L	L	0	H
1	H	L	1	H
2	H	L	2	H
3	H	L	3	H
4	H	L	4	H
5	H	L	5	H
6	H	L	6	H
7	H	L	7	H
8	H	L	8	L
9	H	L	9	L
10	H	L	0	H
11	H	H	0	H

<sup>†</sup>All other outputs are off.  
H = high level, L = low level, X = irrelevant

## description

The SN74142 contains a divide-by-ten (BCD) counter, a four-bit latch, and a decoder/Nixie<sup>‡</sup> tube driver on a monolithic chip and is packaged in popular 16-pin packages. This single MSI function can replace the equivalent of three separately packaged MSI circuits to reduce printed-circuit board area and the number of system interconnections, resulting in reduced costs and improved reliability.


Four master-slave flip-flops are fully decoded to provide a divide-by-ten counter. A direct clear input will, when taken low, reset and hold the counter at zero (all Q outputs low,  $\bar{Q}_D$  output high). While the clear input is inactive (high), each positive-going transition of the clock will increment the counter. The  $\bar{Q}_D$  output is made available externally for cascading to n-bit counters.

The Q outputs of the counter are routed to the data inputs of the four-bit latch. While the latch strobe input is low, the internal latch outputs will follow the respective Q outputs of the counter. When the latch strobe input is taken high, the latch stores the data which has been setup by the counter outputs prior to the low-to-high level transition of the latch strobe input. The  $\bar{Q}_D$  output from the counter is not stored by the latch since it is intended for clocking the next counter stage. This means that the system counter can continuously acquire new data. Since all outputs of the latch and Q outputs of the counter drive low-capacitance on-chip loads, the circuitry is considerably simplified with respect to the number of components required. This results in a highly efficient function which typically reduces power requirements 15% when compared to systems using the three separate packages.

The SN74142 counter/latch/driver features fully buffered inputs to reduce drive requirements to one normalized Series 74 load per input, and diode-clamping of all inputs to minimize transmission line effects. The counter will accept input clock frequencies up to 20 MHz and is entirely compatible for use with all popular TTL and DTL logic circuits. The high-performance n-p-n driver outputs are identical to the SN74141 and have a maximum off-state reverse current of 50 microamperes at 55 volts.

<sup>‡</sup>Nixie is a registered trademark of the Burroughs Corporation.

J OR N  
DUAL-IN-LINE PACKAGE (TOP VIEW)



7

## TYPE SN74142 BCD COUNTER/4-BIT LATCH/BCD DECODER/DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state current into outputs 0 thru 9	1 mA
Operating free-air temperature range	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: All voltage values are with respect to the network ground terminal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level output current from $\bar{Q}_D$ , $I_{OH}$			-400	$\mu\text{A}$
Low-level output current from $\bar{Q}_D$ , $I_{OL}$			8	mA
Input clock frequency, $f_{\text{clock}}$	0		20	MHz
Clock pulse width, $t_{w(\text{clock})}$ (see Figure 1)	High logic level	15		ns
	Low logic level	35		
Clear pulse width, $t_{w(\text{clear})}$ (see Figure 1)	25			ns
Strobe pulse width, $t_{w(\text{strobe})}$ (see Figure 1)	20			ns
Clear inactive-state setup time, $t_{SU}$ (see Figure 1)	25			ns
Strobe time, $t_{\text{strobe}}$ (see Figure 1)	45		$t_{w(\text{clock})}$ +10	ns
Operating free-air temperature, $T_A$	0		70	$^{\circ}\text{C}$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level $\bar{Q}_D$ output voltage	$V_{CC} = \text{MIN}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level $\bar{Q}_D$ output voltage	$V_{CC} = \text{MIN}$ , $I_{OL} = 8 \text{ mA}$		0.2	0.4	V
$V_{O(\text{on})}$ On-state voltage, outputs 0 thru 9	$V_{CC} = \text{MIN}$ , $I_O = 7 \text{ mA}$			2.5	V
$V_{O(\text{off})}$ Off-state voltage, outputs 0 thru 9	$V_{CC} = \text{MAX}$ , $I_O = 0.5 \text{ mA}$	60			V
$I_{O(\text{off})}$ Off-state current, outputs 0 thru 9	$V_{CC} = \text{MAX}$ , $V_O = 55 \text{ V}$			50	$\mu\text{A}$
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit $\bar{Q}_D$ output current	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , All outputs open		68	102	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level $\bar{Q}_D$ output from clock	$C_L = 15 \text{ pF}$ , $R_L = 800 \Omega$ , See Figure 1		35	55	ns
$t_{PHL}$ Propagation delay time, high-to-low-level $\bar{Q}_D$ output from clock			30	45	
$t_{PLH}$ Propagation delay time, low-to-high-level $\bar{Q}_D$ output from clear			30	45	


# TYPE SN74142

## BCD COUNTER/4-BIT LATCH/BCD DECODER/DRIVER


schematics of inputs and outputs



### PARAMETER MEASUREMENT INFORMATION



### LOAD CIRCUIT



### VOLTAGE WAVEFORMS


- NOTES: A. This typical abbreviated sequence illustrates clearing from count 8 or 9 and counting through ten clock pulses. Clock pulses 3 through 7 and 9 are omitted for brevity.
- B. Strobe input can go low at any time; however, the positive transition to store data from any given clock transition ( $t_A$ ) must occur a minimum of 45 ns after  $t_A$  and prior to 10 ns after the next positive-going clock transition ( $t_B + 10$  ns).
- C. Input pulses are supplied by generators having the following characteristics:  $t_r \leq 7$  ns,  $t_f \leq 7$  ns, PRR = 1 MHz, and  $Z_{out} \approx 50 \Omega$ .
- D.  $C_L$  includes probe and jig capacitance.
- E. All diodes are 1N3064.

FIGURE 1

TTL  
MSI

## TYPES SN54143, SN54144, SN74143, SN74144 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVERS

BULLETIN NO. DL-S 7211538, NOVEMBER 1971—REVISED DECEMBER 1972



- **Choice of Driver Outputs:**

SN54143 and SN74143 have 15-mA Constant-Current Outputs for Driving Common-Anode LED's such as TIL302 or TIL303 without Series Resistors

SN54144 and SN74144 Drive High-Current Lamps, Numitrons<sup>†</sup>, or LED's from Saturated Open-Collector Outputs

- **Universal Logic Capabilities**

Ripple Blanking of Extraneous Zeros

Latch Outputs Can Drive Logic Processors Simultaneously

Decimal Point Driver Is Included

- **Synchronous BCD Counter Capability Includes:**

Cascadable to N-Bits

Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for Large-Word Display

Direct Clear Input

### description

These TTL MSI circuits contain the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL/DTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard series 54/74 load. The logic outputs, except RBO, have active pull-ups.

The SN54143 and SN74143 driver outputs are designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from outputs "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

<sup>†</sup>Trademark of RCA

## TYPES SN54143, SN54144, SN74143, SN74144

### 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVERS

#### description (continued)

The SN54144 and SN74144 drivers have high-sink-current saturated outputs for driving indicators having voltage ratings up to 15 volts or requiring up to 25 milliamperes drive. The SN54144 sinks 20 milliamperes and the SN74144 sinks 25 milliamperes at an on-level voltage of 0.6 volts across their respective operating temperature ranges.


All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN54143 and SN54144 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74143 and SN74144 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

Functions of the inputs and outputs of these devices are as follows:


FUNCTION	PIN NO.	DESCRIPTION
CLEAR INPUT	3	When low, resets and holds counter at 0. Must be high for normal counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS ( $Q_A$ , $Q_B$ , $Q_C$ , $Q_D$ )	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: $Q_A = 1$ , $Q_B = 2$ , $Q_C = 4$ , $Q_D = 8$ .
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force RBO low. Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT (RBI)	4	When the data in the latches is BCD 0, a low input will blank the entire display and force the RBO low. This input has no effect if the data in the latches is other than 0.
RIPPLE-BLANKING OUTPUT (RBO)	6	Supplies ripple blanking information for the ripple blanking input of the next decade. Provides a low if BI is high, or if RBI is low and the data in the latches is BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decimal points. See segment identification and resultant displays on following page.

7

## TYPES SN54143, SN54144, SN74143, SN74144 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVERS



### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state voltage at outputs "a" thru "g" and "dp", '144	15 V
Off-state current at outputs "a" thru "g" and "dp", '143	250 $\mu\text{A}$
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 2)	1.4 W
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. For the SN54143 and SN54144 in the N and W packages, this rating applies at (or below) 80°C free-air temperature. For operation above this temperature, derate linearly at the rate of 11.7 mW/°C for the W package and 14.7 mW/°C for the N package. No derating is required for these devices in the J package.

### recommended operating conditions

	SN54143, SN54144			SN74143, SN74144			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
On-state voltage at outputs a thru g and dp ('143 only)	1		5	1		5	V
High-level output current, $I_{OH}$	$Q_A, Q_B, Q_C, Q_D$		-240			-240	$\mu\text{A}$
	Maximum count		-560			-560	
	RBO		-120			-120	
Low-level output current, $I_{OL}$	$Q_A, Q_B, Q_C, Q_D, RBO$		4.8			4.8	mA
	Maximum count		11.2			11.2	
Clock pulse width, $t_w(\text{clock})$	High logic level		25			25	ns
	Low logic level		55			55	
Clear pulse width, $t_w(\text{clear})$			25			25	ns
Setup time, $t_{su}$	Serial and parallel carry		30 $\uparrow$			30 $\uparrow$	ns
	Clear inactive state		60 $\uparrow$			60 $\uparrow$	
Operating free-air temperature, $T_A$	-55		125	0		70	°C

$\uparrow$ The arrow indicates that the rising edge of the clock pulse is used for reference.



## TYPES SN54143, SN54144, SN74143, SN74144

### 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54143, SN74143			SN54144, SN74144			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.8			0.8			V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.5			-1.5			V
V <sub>OH</sub>	High-level output voltage	RBO	2.4			2.4			V
		Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX						
		Maximum count							
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> , RBO	0.4			0.4			V
		Maximum count	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX						
V <sub>O(off)</sub>	Off-state output voltage	Outputs a thru g, dp	7			15			V
V <sub>O(on)</sub>	On-State output voltage	Outputs a thru g, dp	V <sub>CC</sub> = MIN, See Note 3			0.6			V
I <sub>O(on)</sub>	On-state output current	Outputs a thru g	V <sub>CC</sub> = MIN, V <sub>O</sub> = 1 V		9		15		mA
			V <sub>CC</sub> = 5 V, V <sub>O</sub> = 2 V		15				
			V <sub>CC</sub> = MAX, V <sub>O</sub> = 5 V		15		22		
		Output dp	V <sub>CC</sub> = MIN, V <sub>O</sub> = 1 V		4.5		7		
			V <sub>CC</sub> = 5 V, V <sub>O</sub> = 2 V		7				
			V <sub>CC</sub> = MAX, V <sub>O</sub> = 5 V		7		12		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1		mA	
I <sub>IH</sub>	High-level input current	Serial carry	40		40		40		μA
		RBO node	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		-0.12		-0.5		mA
		Other inputs	20		20		20		μA
I <sub>IL</sub>	Low-level input current	Serial carry	-1.6		-1.6		-1.6		mA
		RBO node	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V, See Note 4		-1.5		-2.4		
		Other inputs	-0.8		-0.8		-0.8		
I <sub>OS</sub>	Short-circuit output current	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	-9		-27.5		-9		mA
		Maximum count	-15		-55		-15		
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 5		56		93		mA	

7

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTES: 3. For SN54144, I<sub>OL</sub> = 20 mA; for SN74144, I<sub>OL</sub> = 25 mA.

4. I<sub>IL</sub> at RBO node is tested with BI grounded and RBI at 4.5 V.

5. I<sub>CC</sub> is measured after the following conditions are established:

a) Strobe = RBI = DP = 4.5 V

b) Parallel count enable = serial count enable = BI = GND

c) Clear (L) then clock until all outputs are on (H)

d) For '143, outputs "a" through "g" and "dp" = 2.5 V, all other outputs open. For '144, all outputs are open.

#### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER §	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>max</sub>				12	18		MHz	
t <sub>PLH</sub>	Serial look-ahead	Maximum count	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 560 Ω, See Note 6	12		20		ns
t <sub>PHL</sub>				23		35		
t <sub>PLH</sub>	Clock	Maximum count		26		40		ns
t <sub>PHL</sub>				29		45		
t <sub>PLH</sub>	Clock	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		28		45		ns
t <sub>PHL</sub>				38		60		
t <sub>PHL</sub>	Clear	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	57		90		ns	


§ f<sub>max</sub> ≡ Maximum clock frequency, t<sub>PLH</sub> ≡ Propagation delay time, low-to-high-level output,

t<sub>PHL</sub> ≡ Propagation delay time, high-to-low-level output

NOTE 6: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54143, SN54144, SN74143, SN74144 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVERS

functional block diagram




## TYPICAL APPLICATION DATA

This application demonstrates how the drivers may be cascaded for N-bit display applications. It features:

- Synchronous, look-ahead counting
- Ripple blanking of leading zeros; blanking of trailing zeros (not illustrated) can also be implemented
- Overriding blanking for total suppression or intensity modulation of display
- Direct parallel clear
- Latch strobe permits counter to acquire next display while viewing current display

7



† The serial count-enable input of the least-significant digit is normally grounded; however, it may be used as a count-enable control for the entire counter (high to disable, low to count) provided the logic level on this pin is not changed while the clock line is low or false counting may result.

**TTL  
MSI**

**TYPES SN54145, SN54LS145, SN74145, SN74LS145  
BCD-TO-DECIMAL DECODERS/DRIVERS**

BULLETIN NO. DLS 7611815, MARCH 1974—REVISED OCTOBER 1976

FOR USE AS LAMP, RELAY, OR MOS DRIVERS

- Full Decoding of Input Logic
- SN54145, SN74145, and SN74LS145 Have 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions
- Low Power Dissipation of 'LS145 . . . 35 mW Typical

logic

FUNCTION TABLE


NO.	INPUTS				OUTPUTS										
	D	C	B	A	0	1	2	3	4	5	6	7	8	9	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H

H = high level (off), L = low level (on)

**description**


These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers. Each of the high-breakdown output transistors (15 volts) of the SN54145, SN74145, or SN74LS145 will sink up to 80 milliamperes of current. Each input is one Series 54/74 or Series 54LS/74LS standard load, respectively. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 215 milliwatts for the '145 and 35 milliwatts for the 'LS145.

SN54145, SN54LS145 . . . J OR W PACKAGE  
SN74145, SN74LS145 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

**functional block diagram**



## TYPES SN54145, SN74145 BCD-TO-DECIMAL DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Maximum current into any output (off-state)	1 mA
Operating free-air temperature range: SN54145	-55°C to 125°C
SN74145	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54145			SN74145			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$	15			15			V
Operating free-air temperature, $T_A$	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage		0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.5			V
$I_{O(off)}$ Off-state output current	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{O(off)} = 15 \text{ V}$	250			$\mu\text{A}$
$V_{O(on)}$ On-state output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$	$I_{O(on)} = 80 \text{ mA}$	0.5	0.9	V
		$I_{O(on)} = 20 \text{ mA}$	0.4		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$	1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$	40			$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$	-1.6			mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	SN54145	43	62	mA
		SN74145	43	70	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 100 \Omega$ , See Note 3	50		ns
$t_{PHL}$ Propagation delay time, high-to-low-level output		50		ns

NOTE 3: Load circuit and waveforms are shown on page 3-10.

schematics of inputs and outputs



# TYPES SN54LS145, SN74LS145

## BCD-TO-DECIMAL DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS145	-55°C to 125°C
SN74LS145	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS145			SN74LS145			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
Off-state output voltage, $V_{O(off)}$	15						V		
Operating free-air temperature, $T_A$	-55			125			0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS145			SN74LS145			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2						V
$V_{IL}$ Low-level input voltage		0.7						V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5						V
$I_{O(off)}$ Off-state output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 15 \text{ V}$	250			250			$\mu\text{A}$
$V_{O(on)}$ On-state output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4	V	
		$I_{OL} = 24 \text{ mA}$				0.35		0.5
		$I_{OL} = 80 \text{ mA}$				2.3		3
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20			20			$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	7		13	7		13	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .



NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 45 \text{ pF}, R_L = 665 \Omega, \text{ See Note 4}$			50	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				50	ns

NOTE 4: Load circuit and waveforms are shown on page 3-11.

### schematic of inputs and outputs



TTL  
MSI

# TYPES SN54147, SN54148, SN54LS147, SN54LS148, SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148

BULLETIN NO. DL-S 7611727, OCTOBER 1976

## '147, 'LS147

- Encodes 10-Line Decimal to 4-Line BCD
- Applications Include:

Keyboard Encoding  
Range Selection

## '148, 'LS148


- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:

N-Bit Encoding  
Code Converters and Generators


TYPE	TYPICAL	TYPICAL
	DATA DELAY	POWER DISSIPATION
'147	10 ns	225 mW
'148	10 ns	190 mW
'LS147	15 ns	60 mW
'LS148	15 ns	60 mW

### description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.



NC—No internal connection



## '147, 'LS147

### FUNCTION TABLE

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	L	H	H	H	H	L	L	L
X	X	X	X	L	H	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	L
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

H = high logic level, L = low logic level, X = irrelevant


## '148, 'LS148

### FUNCTION TABLE


EI	INPUTS							OUTPUTS					
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	L	L	L	L	L	L	H
L	X	X	X	X	X	L	H	L	L	L	L	L	H
L	X	X	X	L	H	H	H	L	H	L	L	L	H
L	X	X	X	L	H	H	H	L	H	L	L	L	H
L	X	X	L	H	H	H	H	H	L	L	L	L	H
L	X	L	H	H	H	H	H	H	H	L	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H

**TYPES SN54147, SN54148, SN54LS147, SN54LS148,  
SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148  
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS**

functional block diagrams




7



## TYPES SN54147, SN54148, SN54LS147, SN54LS148, SN74147, SN74148 (TIM9907) SN74LS147, SN74LS148 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

schematics of inputs and outputs



7

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '147, '148	5.5 V
'LS147, 'LS148	7 V
Intermitter voltage: '148 only (see Note 2)	5.5 V
Operating free-air temperature range: SN54', SN54LS Circuits	-55°C to 125°C
SN74', SN74LS Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.

**recommended operating conditions**

	SN54'			SN74'			SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	-55		125	0		70	°C



## TYPES SN54147, SN54148, SN74147, SN74148 (TIM9907), 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'147		'148		UNIT
		MIN	TYP‡ MAX	MIN	TYP‡ MAX	
V <sub>IH</sub> High-level input voltage		2		2		V
V <sub>IL</sub> Low-level input voltage			0.8		0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA		-1.5		-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 µA	2.4	3.3	2.4	3.3	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	0.2	0.4	0.2	0.4	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1		1	mA
I <sub>IH</sub> High-level input current	0 input				40	µA
	Any input except 0				80	
I <sub>IL</sub> Low-level input current	0 input				-1.6	mA
	Any input except 0				-3.2	
I <sub>OS</sub> Short-circuit output current §	V <sub>CC</sub> = MAX		-35		-85	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 3		50		70	mA
	Condition 1		42		62	mA
	Condition 2		35		55	mA

NOTE 3: For '147, I<sub>CC</sub> (condition 1) is measured with input 7 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open. For '148, I<sub>CC</sub> (condition 1) is measured with inputs 7 and E1 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time.

### SN54147, SN74147 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Any	Any	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 4	9	14	ns	
t <sub>PHL</sub>					7	11		
t <sub>PLH</sub>	Any	Any	Out-of-phase output		13	19	ns	
t <sub>PHL</sub>					12	19		

### SN54148, SN74148 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	0 thru 7	A0, A1, or A2	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 4	10	15	ns	
t <sub>PHL</sub>					9	14		
t <sub>PLH</sub>	0 thru 7	A0, A1, or A2	Out-of-phase output		13	19	ns	
t <sub>PHL</sub>					12	19		
t <sub>PLH</sub>	0 thru 7	EO	Out-of-phase output		6	10	ns	
t <sub>PHL</sub>					14	25		
t <sub>PLH</sub>	0 thru 7	GS	In-phase output		18	30	ns	
t <sub>PHL</sub>					14	25		
t <sub>PLH</sub>	E1	A0, A1, or A2	In-phase output		10	15	ns	
t <sub>PHL</sub>					10	15		
t <sub>PLH</sub>	E1	GS	In-phase output		8	12	ns	
t <sub>PHL</sub>					10	15		
t <sub>PLH</sub>	E1	EO	In-phase output		10	15	ns	
t <sub>PHL</sub>					17	30		

¶ t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

NOTE 4: Load circuits and waveforms are shown on page 3-10.

## TYPES SN54LS147, SN54LS148, SN74LS147, SN74LS148 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'		SN74LS'		UNIT
		MIN	TYP‡	MAX	MIN	
V <sub>IH</sub> High-level input voltage		2			2	V
V <sub>IL</sub> Low-level input voltage			0.7		0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.5		-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 μA	3.4	2.5	3.4	2.7	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4	V
	I <sub>OL</sub> = 8 mA			0.35	0.5	
I <sub>I</sub> Input current at maximum input voltage	'LS148 inputs 1 thru 7		0.2		0.2	mA
	All other inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.1		0.1	
I <sub>IH</sub> High-level input current	'LS148 inputs 1 thru 7		40		40	μA
	All other inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20		20	
I <sub>IL</sub> Low-level input current	'LS148 inputs 1 thru 7		-0.8		-0.8	mA
	All other inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-0.4		-0.4	
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100	-20	-100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, Condition 1	12	20	12	20	mA
	See Note 5, Condition 2	10	17	10	17	

NOTE 5: For 'LS147, I<sub>CC</sub> (condition 1) is measured with input 7 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open. For 'LS148, I<sub>CC</sub> (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open, I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time.

### SN54LS147, SN74LS147 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Any	Any	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 4	12	18	ns	
t <sub>PHL</sub>					17	25		
t <sub>PLH</sub>	Any	Any	Out-of-phase output		24	36	ns	
t <sub>PHL</sub>					19	29		

### SN54LS148, SN74LS148 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	0 thru 7	A0, A1, or A2	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 6	12	18	ns	
t <sub>PHL</sub>					17	25		
t <sub>PLH</sub>	0 thru 7	A0, A1, or A2	Out-of-phase output		24	36	ns	
t <sub>PHL</sub>					19	29		
t <sub>PLH</sub>	0 thru 7	EO	Out-of-phase output		12	18	ns	
t <sub>PHL</sub>					6	15		
t <sub>PLH</sub>	0 thru 7	GS	In-phase output		15	23	ns	
t <sub>PHL</sub>					14	21		
t <sub>PLH</sub>	EI	A0, A1, or A2	In-phase output		12	18	ns	
t <sub>PHL</sub>					17	25		
t <sub>PLH</sub>	EI	GS	In-phase output		11	17	ns	
t <sub>PHL</sub>					24	36		
t <sub>PLH</sub>	EI	EO	In-phase output		14	21	ns	
t <sub>PHL</sub>					17	25		


‡ t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

NOTE 6: Load circuits and waveforms are shown on page 3-11.

**TYPES SN54147, SN54148 (TIM9907), SN54LS147, SN54LS148,  
SN74147, SN74148, SN74LS147, SN74LS148  
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS**

TYPICAL APPLICATION DATA



7

Full 4-bit binary 16-line-to-4-line encoding can be implemented as shown above. The enable input must be low to enable the function. Decoding with 2-input NAND gates produces true (active-high) data for the 4-line binary outputs. If active-low data is required, the SN5408/SN7408 or SN54LS08/SN74LS08 AND gate may be used, respectively.

# TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7611819, DECEMBER 1972—REVISED OCTOBER 1976

- '150 Selects One-of-Sixteen Data Sources
- Others Select One-of-Eight Data Sources
- Performs Parallel-to-Serial Conversion
- Permits Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL and DTL Circuits

TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIME DATA INPUT TO W OUTPUT	TYPICAL POWER DISSIPATION
'150	11 ns	200 mW
'151A	8 ns	145 mW
'152A	8 ns	130 mW
'LS151	11 ns <sup>†</sup>	30 mW
'LS152	11 ns <sup>†</sup>	28 mW
'S151	4.5 ns	225 mW

<sup>†</sup>Tentative data


## description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, '152A, 'LS151, 'LS152, and 'S151 select one-of-eight data sources. The '150, '151A, 'LS151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output (as applicable) low.

The '151A, 'LS151, and 'S151 feature complementary W and Y outputs whereas the '150, '152A, and 'LS152 have an inverted (W) output only.


The '151A and '152A incorporate address buffers which have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).

SN54150 . . . J OR W PACKAGE  
SN74150 . . . J OR N PACKAGE  
(TOP VIEW)




positive logic: see function table

SN54151A, SN54LS151, SN54S151 . . . J OR W PACKAGE  
SN74151A SN74LS151, SN74S151 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54152A, SN54LS152 . . . W PACKAGE  
(TOP VIEW)



positive logic: see function table

# TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151

## DATA SELECTORS/MULTIPLEXERS

REVISED OCTOBER 1976

logic

'150  
FUNCTION TABLE

INPUTS				STROBE S	OUTPUT W
D	C	B	A		
X	X	X	X	H	H
L	L	L	L	L	$\overline{E0}$
L	L	L	H	L	$\overline{E1}$
L	L	H	L	L	$\overline{E2}$
L	L	H	H	L	$\overline{E3}$
L	H	L	L	L	$\overline{E4}$
L	H	L	H	L	$\overline{E5}$
L	H	H	L	L	$\overline{E6}$
L	H	H	H	L	$\overline{E7}$
H	L	L	L	L	$\overline{E8}$
H	L	L	H	L	$\overline{E9}$
H	L	H	L	L	$\overline{E10}$
H	L	H	H	L	$\overline{E11}$
H	H	L	L	L	$\overline{E12}$
H	H	L	H	L	$\overline{E13}$
H	H	H	L	L	$\overline{E14}$
H	H	H	H	L	$\overline{E15}$

'151A, 'LS151, 'S151  
FUNCTION TABLE




INPUTS				OUTPUTS	
C	B	A	S	Y	W
X	X	X	H	L	H
L	L	L	L	D0	$\overline{D0}$
L	L	H	L	D1	$\overline{D1}$
L	H	L	L	D2	$\overline{D2}$
L	H	H	L	D3	$\overline{D3}$
H	L	L	L	D4	$\overline{D4}$
H	L	H	L	D5	$\overline{D5}$
H	H	L	L	D6	$\overline{D6}$
H	H	H	L	D7	$\overline{D7}$

'152A, 'LS152  
FUNCTION TABLE



SELECT INPUTS			OUTPUT W
C	B	A	
L	L	L	D0
L	L	H	D1
L	H	L	D2
L	H	H	D3
H	L	L	D4
H	L	H	D5
H	H	L	D6
H	H	H	D7

H = high level, L = low level, X = irrelevant  
 $\overline{E0}, \overline{E1} \dots \overline{E15}$  = the complement of the level of the respective E input  
 $D0, D1 \dots D7$  = the level of the D respective input

functional block diagrams



ADDRESS BUFFERS FOR '151A, '152A      ADDRESS BUFFERS FOR 'LS151, 'S151, 'LS152



# TYPES SN54150, SN54151A, SN54152A, SN74150, SN74151A DATA SELECTORS/MULTIPLEXERS

REVISED OCTOBER 1976

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range:	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. For the '150, input voltages must be zero or positive with respect to network ground terminal.

## recommended operating conditions

	SN54'			SN74'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'150			'151A, '152A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -8 \text{ mA}$						-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	SN54'	-20	-55	-20	-55		mA
		SN74'	-18	-55	-18	-55		
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 3	'150	40	68				mA
		'151A			29	48		
		'152A			26	43		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output of the '151A should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with the strobe and data select inputs at 4.5 V, all other inputs and outputs open.

7

# TYPES SN54150, SN54151A, SN54152A, SN74150, SN74151A

## DATA SELECTORS/MULTIPLEXERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$




PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'150			'151A, '152A			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 4				25	38	ns	
$t_{PHL}$							25	38		
$t_{PLH}$	A, B, C, or D (3 levels)	W		23	35	17	26	ns		
$t_{PHL}$				22	33	19	30			
$t_{PLH}$	Strobe	Y				21	33	ns		
$t_{PHL}$						22	33			
$t_{PLH}$	Strobe	W		15.5	24	14	21	ns		
$t_{PHL}$				21	30	15	23			
$t_{PLH}$	D0 thru D7	Y				13	20	ns		
$t_{PHL}$						18	27			
$t_{PLH}$	E0 thru E15, or D0 thru D7	W	13	20	8	14	ns			
$t_{PHL}$			8.5	14	8	14				

<sup>†</sup> $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

### schematics of inputs and outputs



7

## TYPES SN54LS151, SN54LS152, SN74LS151 DATA SELECTORS/MULTIPLEXERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS' Circuits	-55°C to 125°C
SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS'			SN74LS'			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4	0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ Outputs open, All inputs at 4.5 V	'LS151		6.0	10	6.0	10	mA
		'LS152		5.6	9			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.



## TYPES SN54LS151, SN54LS152, SN74LS151 DATA SELECTORS/MULTIPLEXERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$



PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS', SN74LS'			UNIT
				MIN	TYP	MAX	
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Note 5	27	43	ns	
$t_{PHL}$				18	30		
$t_{PLH}$	A, B, or C (3 levels)	W		14	23	ns	
$t_{PHL}$				20	32		
$t_{PLH}$	Strobe	Y		26	42	ns	
$t_{PHL}$				20	32		
$t_{PLH}$	Strobe	W		15	24	ns	
$t_{PHL}$				18	30		
$t_{PLH}$	Any D	Y		20	32	ns	
$t_{PHL}$				16	26		
$t_{PLH}$	Any D	W	13	21	ns		
$t_{PHL}$			12	20			

<sup>†</sup>  $t_{PLH}$  = Propagation delay time, low-to-high-level output

$t_{PHL}$  = Propagation delay time, high-to-low-level output

NOTE 5: See load circuits and waveforms on page 3-11.

### schematics of inputs and outputs



7

## TYPES SN54S151, SN74S151 DATA SELECTORS/MULTIPLEXERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S151 Circuits	-55°C to 125°C
SN74S151 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54S151			SN74S151			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$		2.5	3.4	V
				2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	μA
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ All inputs at 4.5 V, All outputs open		45	70	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

7

# TYPES SN54S151, SN74S151

## DATA SELECTORS/MULTIPLEXERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$



PARAMETER †	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S151, SN74S151			UNIT
				MIN	TYP	MAX	
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 15\text{ pF}$ , $R_L = 280\ \Omega$ , See Note 4	12	18		ns
$t_{PHL}$				12	18		
$t_{PLH}$	A, B, or C (3 levels)	W		10	15		ns
$t_{PHL}$				9	13.5		
$t_{PLH}$	Any D	Y		8	12		ns
$t_{PHL}$				8	12		
$t_{PLH}$	Any D	W		4.5	7		ns
$t_{PHL}$				4.5	7		
$t_{PLH}$	Strobe	Y		11	16.5		ns
$t_{PHL}$				12	18		
$t_{PLH}$	Strobe	W	9	13		ns	
$t_{PHL}$			8.5	12			

†  $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output

NOTE 4: See load circuits and waveforms on page 3-10.

### schematics of inputs and outputs



7


TTL  
MSI

**TYPES SN54153, SN54L153, SN54LS153, SN54S153,  
SN74153, SN74L153, SN74LS153, SN74S153  
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**

BULLETIN NO. DL-S 7611852, DECEMBER 1972 - REVISED OCTOBER 1976

SN54153, SN54LS153, SN54S153 . . . J OR W PACKAGE  
SN54L153 . . . J PACKAGE  
SN74153, SN74L153, SN74LS153, SN74S153 . . . J OR N PACKAGE  
(TOP VIEW)

- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with most TTL and DTL Circuits



TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIMES			TYPICAL POWER DISSIPATION
	FROM DATA	FROM STROBE	FROM SELECT	
'153	14 ns	17 ns	22 ns	180 mW
'L153	27 ns	34 ns	44 ns	90 mW
'LS153	14 ns	19 ns	22 ns	31 mW
'S153	6 ns	9.5 ns	12 ns	225 mW

**description**

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

**FUNCTION TABLE**

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**


Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage: '153, 'L153, 'S153	5.5 V
'LS153	7 V
Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits	-55°C to 125°C
SN74', SN74L', SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.


**TYPES SN54153, SN54L153, SN54LS153, SN54S153,  
SN74153, SN74L153, SN74LS153, SN74S153**  
**DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**

REVISED OCTOBER 1976

functional block diagram



schematics of inputs and outputs



7

## TYPES SN54153, SN74153

### DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

	SN54153			SN74153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54153			SN74153			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-55	-18		-57	mA
$I_{CCL}$ Supply current, output low	$V_{CC} = \text{MAX}$ , See Note 2		36	52		36	60	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 2:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 30 \text{ pF}, R_L = 400 \Omega,$ See Note 3		12	18	ns
$t_{PHL}$	Data	Y			15	23	ns
$t_{PLH}$	Select	Y			22	34	ns
$t_{PHL}$	Select	Y			22	34	ns
$t_{PLH}$	Strobe	Y			19	30	ns
$t_{PHL}$	Strobe	Y			15	23	ns

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54L153, SN74L153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54L153			SN74L153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54L153			SN74L153			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage			0.8			0.8		V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4	3.4		2.4	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4		0.2	0.4	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			20			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			-0.8	mA	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$			-10			-9	-30	mA
$I_{CCL}$ Supply current, output low	$V_{CC} = \text{MAX}$ , See Note 2		18	26		18	30	mA	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 2:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 30 \text{ pF}, R_L = 400 \Omega,$ See Note 3		24	36	ns
$t_{PHL}$	Data	Y			30	46	ns
$t_{PLH}$	Select	Y			44	68	ns
$t_{PHL}$	Select	Y			44	68	ns
$t_{PLH}$	Strobe	Y			38	60	ns
$t_{PHL}$	Strobe	Y			30	46	ns

¶ $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS153, SN74LS153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

REVISED OCTOBER 1976

## recommended operating conditions

	SN54LS153			SN74LS153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS153			SN74LS153			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5			-1.5		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL} \text{ max}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL} \text{ max}$		0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4			-0.4		mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CCL}$ Supply current, output low	$V_{CC} = \text{MAX},$ See Note 2	6.2	10		6.2	10		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

## switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 4		10	15	ns
$t_{PHL}$	Data	Y			17	26	ns
$t_{PLH}$	Select	Y			19	29	ns
$t_{PHL}$	Select	Y			25	38	ns
$t_{PLH}$	Strobe	Y			16	24	ns
$t_{PHL}$	Strobe	Y			21	32	ns

<sup>¶</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown on page 3-11.



## TYPES SN54S153, SN74S153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

	SN54S153			SN74S153			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	Series 54S 2.5	Series 74S 3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	mA
$I_{CCL}$ Supply current, low-level output	$V_{CC} = \text{MAX},$ See Note 2		45	70	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

7

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15 \text{ pF}, R_L = 280 \Omega,$ See Note 3		6	9	ns
$t_{PHL}$	Data	Y			6	9	ns
$t_{PLH}$	Select	Y			11.5	18	ns
$t_{PHL}$	Select	Y			12	18	ns
$t_{PLH}$	Strobe	Y			10	15	ns
$t_{PHL}$	Strobe	Y			9	13.5	ns

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output


NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54154, SN54L154, SN74154, SN74L154 4-LINE-TO-16-LINE DECODERS/ DEMULTIPLEXERS

BULLETIN NO. DL-S 7211805, DECEMBER 1972

- '154 is Ideal for High-Performance Memory Decoding
- 'L154 is Designed for Power-Critical Applications
- Decodes 4 Binary-Coded Inputs into One of 16 Mutually Exclusive Outputs
- Performs the Demultiplexing Function by Distributing Data From One Input Line to Any One of 16 Outputs
- Input Clamping Diodes Simplify System Design
- High Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with Most TTL, DTL, and MSI Circuits



TYPE	TYPICAL AVERAGE PROPAGATION DELAY		TYPICAL POWER DISSIPATION
	3 LEVELS OF LOGIC	STROBE	
'154	23 ns	19 ns	170 mW
'L154	46 ns	38 ns	85 mW

7

### description

Each of these monolithic, 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing high-performance memory decoders. For ultra-high-speed systems, SN54S138/SN74S138 and SN54S139/SN74S139 are recommended.

These circuits are fully compatible for use with most other TTL and DTL circuits. All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design.

Series 54 and 54L devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74 and 74L devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# TYPES SN54154, SN54L154, SN74154, SN74L154

## 4-LINE-TO-16-LINE DECODERS/DEMULTIPLEXERS

logic




FUNCTION TABLE

		INPUTS				OUTPUTS																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
L	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = high level, L = low level, X = irrelevant

functional block diagram and schematics of inputs and outputs

7



## TYPES SN54154, SN74154

### 4-LINE-TO-16-LINE DECODERS/ DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54154 Circuits	-55°C to 125°C
SN74154 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54154			SN74154			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54154			SN74154			UNIT
		MIN	TYP	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-55	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		34	49		34	56	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output, from A, B, C, or D inputs through 3 levels of logic	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3		24	36	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from A, B, C, or D inputs through 3 levels of logic			22	33	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output, from either strobe input			20	30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from either strobe input			18	27	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54L154, SN74L154 4-LINE-TO-16-LINE DECODERS/ DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54L154 Circuits	-55°C to 125°C
SN74L154 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54L154			SN74L154			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8	mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$			-9	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , SN54L154			17	25
	See Note 2, SN74L154			17	28

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output, from A, B, C, or D inputs through 3 levels of logic	$C_L = 15 \text{ pF}, R_L = 800 \Omega,$ See Note 3		48	72	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from A, B, C, or D inputs through 3 levels of logic			44	66	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output, from either strobe input			40	60	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from either strobe input			36	54	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.


TTL  
MSI

## TYPES SN54155, SN54156, SN54LS155, SN54LS156, SN74155, SN74156, SN74LS155, SN74LS156 DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS

BULLETIN NO. DL-S 7611850, MARCH 1974—REVISED OCTOBER 1976

- Applications:  
Dual 2-to-4-Line Decoder  
Dual 1-to-4-Line Demultiplexer  
3-to-8-Line Decoder  
1-to-8-Line Demultiplexer
- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Input Clamping Diodes Simplify System Design
- Choice of Outputs:  
Totem Pole ('155, 'LS155)  
Open-Collector ('156, 'LS156)

SN54155, SN54156, SN54LS155, SN54LS156 . . . J OR W PACKAGE  
SN74155, SN74156, SN74LS155, SN74LS156 . . . J OR N PACKAGE  
(TOP VIEW)




TYPES	TYPICAL AVERAGE PROPAGATION DELAY 3 GATE LEVELS	TYPICAL POWER DISSIPATION
'155, '156	21 ns	125 mW
'LS155	18 ns	31 mW
'LS156	32 ns	31 mW

### description

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.

Series 54 and 54LS are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74 and 74LS are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


### schematics of inputs and outputs



7

**TYPES SN54155, SN54156, SN54LS155, SN54LS156,  
SN74155, SN74156, SN74LS155, SN74LS156  
DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS**

functional block diagram and logic



**FUNCTION TABLES  
2-LINE-TO-4-LINE DECODER  
OR 1-LINE-TO-4-LINE DEMULTIPLEXER**

INPUTS				OUTPUTS			
SELECT	STROBE		DATA	1Y0	1Y1	1Y2	1Y3
B	A	1G	1C				
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

INPUTS				OUTPUTS			
SELECT	STROBE		DATA	2Y0	2Y1	2Y2	2Y3
B	A	2G	2C				
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

**FUNCTION TABLE  
3-LINE-TO-8-LINE DECODER  
OR 1-LINE-TO-8-LINE DEMULTIPLEXER**

INPUTS				OUTPUTS							
SELECT	STROBE OR DATA			(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	B	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

†C = inputs 1C and 2C connected together  
‡G = inputs 1G and 2G connected together  
H = high level, L = low level, X = irrelevant

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage: '155, '156	5.5 V
'LS155, 'LS156	7 V
Off-state output voltage: '155	5.5 V
'LS155	7 V
Operating free-air temperature range: SN54', SN54LS' Circuits	-55°C to 125°C
SN74', SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54155, SN74155 DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS

### recommended operating conditions

	SN54155			SN74155			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54155		UNIT
		MIN	TYP <sup>‡</sup> MAX	
$V_{IH}$ High-level input voltage		2		V
$V_{IL}$ Low-level input voltage			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54155	-20	-55
		SN74155	-18	-57
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	SN54155	25	35
		SN74155	25	40

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, 2C, 1G, or 2G	Y	2	$C_L = 15 \text{ pF},$ $R_L = 400 \Omega,$ See Note 3	13	20		ns
$t_{PHL}$	A, B, 2C, 1G, or 2G	Y	2		18	27		ns
$t_{PLH}$	A or B	Y	3		21	32		ns
$t_{PHL}$	A or B	Y	3		21	32		ns
$t_{PLH}$	1C	Y	3		16	24		ns
$t_{PHL}$	1C	Y	3		20	30		ns

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.



# TYPES SN54LS155, SN74LS155

## DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS

REVISED OCTOBER 1976

### recommended operating conditions

	SN54LS155			SN74LS155			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55	125	0	70			$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS155		SN74LS155		UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	
$V_{IH}$ High-level input voltage		2		2		V
$V_{IL}$ Low-level input voltage			0.7		0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4	2.7	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1		0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20		20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4		-0.4	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-6	-40	-5	-42	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	6.1	10	6.1	10	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	SN54LS155		UNIT
					MIN	TYP	
$t_{PLH}$	A, B, 2C, 1G, or 2G	Y	2	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 4	10	15	ns
$t_{PHL}$	A, B, 2C, 1G, or 2G	Y	2		19	30	ns
$t_{PLH}$	A or B	Y	3		17	26	ns
$t_{PHL}$	A or B	Y	3		19	30	ns
$t_{PLH}$	1C	Y	3		18	27	ns
$t_{PHL}$	1C	Y	3		18	27	ns

<sup>¶</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54156, SN74156 DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS

### recommended operating conditions

	SN54156			SN74156			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V	
High-level output voltage, $V_{OH}$	5.5			5.5			V	
Low-level output current, $I_{OL}$	16			16			mA	
Operating free-air temperature, $T_A$	-55			0			70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54156 SN74156		UNIT	
		MIN	TYP‡		MAX
$V_{IH}$ High-level input voltage		2		V	
$V_{IL}$ Low-level input voltage		0.8		V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5		V	
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$	250		µA	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1		mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40		µA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6		mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	SN54156	25	35	mA
		SN74156	25	40	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, 2C, 1G, or 2G	Y	2	$C_L = 15 \text{ pF},$ $R_L = 400 \Omega,$ See Note 3	15	23	ns	
$t_{PHL}$	A, B, 2C, 1G, or 2G	Y	2		20	30	ns	
$t_{PLH}$	A or B	Y	3		23	34	ns	
$t_{PHL}$	A or B	Y	3		23	34	ns	
$t_{PLH}$	1C	Y	3		18	27	ns	
$t_{PHL}$	1C	Y	3		22	33	ns	

¶  $t_{PLH}$  ≡ propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54LS156, SN74LS156

### DUAL 2-LINE-TO-4-LINE DECODERS/DEMULTIPLEXERS

#### recommended operating conditions

	SN54LS156			SN74LS156			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$	5.5			5.5			V
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55			125			0 70 °C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS156			SN74LS156			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$	100			100			$\mu\text{A}$
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25 0.4		$I_{OL} = 8 \text{ mA}$		0.25 0.4 0.35 0.5 V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20			20			$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	6.1 10		6.1 10		6.1 10		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	SN54LS156 SN74LS156			UNIT
					MIN	TYP	MAX	
$t_{PLH}$	A, B, 2C 1G, or 2G	Y	2	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 4	25	40	ns	
$t_{PHL}$	A, B, 2C, 1G, or 2G	Y	2		34	51	ns	
$t_{PLH}$	A or B	Y	3		31	46	ns	
$t_{PHL}$	A or B	Y	3		34	51	ns	
$t_{PLH}$	1C	Y	3		32	48	ns	
$t_{PHL}$	1C	Y	3		32	48	ns	

‡ $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

7

# TYPES SN54157, SN54L157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74L157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7611847, MARCH 1974—REVISED OCTOBER 1976

## features

- Buffered Inputs and Outputs
- Three Speed/Power Ranges Available

TYPES	TYPICAL AVERAGE PROPAGATION TIME	TYPICAL POWER DISSIPATION
'157	9 ns	150 mW
'L157	18 ns	75 mW
'LS157	9 ns	49 mW
'S157	5 ns	250 mW
'LS158	7 ns	24 mW
'S158	4 ns	195 mW

## applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

## description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'L157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

FUNCTION TABLE

INPUTS		OUTPUT Y			
STROBE	SELECT	A	B	'157, 'L157, 'LS157, 'S157	'LS158, 'S158
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L


H = high level, L = low level, X = irrelevant

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '157, 'L157, 'S158	5.5 V
'LS157, 'LS158	7 V
Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits	-55°C to 125°C
SN74', SN74L', SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54157, SN54LS157, SN54S157 . . . J OR W PACKAGE  
SN54L157 . . . J PACKAGE  
SN74157, SN74L157, SN74LS157, SN74S157 . . . J OR N PACKAGE  
(TOP VIEW)



SN54LS158, SN54S158 . . . J OR W PACKAGE  
SN74LS158, SN74S158 . . . J OR N PACKAGE  
(TOP VIEW)




7

**TYPES SN54157, SN54L157, SN74157, SN74L157,  
QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**



functional block diagram

'157, 'L157



7





schematics of inputs and outputs



**TYPES SN54LS157, SN54LS158, SN54S157, SN54S158,  
SN74LS157, SN74LS158, SN74S157, SN74S158  
QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**

functional block diagrams

schematics of inputs and outputs



7

## TYPES SN54157, SN74157

### QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

	SN54157			SN74157			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54157			SN74157			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-55	-18		-55	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$		30	48		30	48	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with 4.5 V applied to all inputs and all outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	$C_L = 15 \text{ pF}, R_L = 400 \Omega, \text{ See Note 3}$		9	14	ns
$t_{PHL}$			9	14		
$t_{PLH}$	Strobe		13	20	ns	
$t_{PHL}$			14	21		
$t_{PLH}$	Select		15	23	ns	
$t_{PHL}$			18	27		

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

7

## TYPES SN54L157, SN74L157 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54L157			SN74L157			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 8 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.8	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$		-9	-28	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		15	24	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with 4.5 V applied to all inputs and all outputs open.

7

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	$C_L = 15 \text{ pF}$ , $R_L = 800 \Omega$ , See Note 3		18	28	ns
$t_{PHL}$				18	28	
$t_{PLH}$	Strobe			26	40	ns
$t_{PHL}$				28	42	
$t_{PLH}$	Select			30	46	ns
$t_{PHL}$				36	54	

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.



## TYPES SN54LS157, SN54LS158, SN74LS157, SN74LS158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55			125			$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage		0.7			0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OL} = 4 \text{ mA}$ 0.25 0.4			$I_{OL} = 8 \text{ mA}$ 0.25 0.4			V
$I_I$	Input current at maximum input voltage	S or G input	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.2			mA
		A or B input				0.1			
$I_{IH}$	High-level input current	S or G input	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			40			$\mu$ A
		A or B input				20			
$I_{IL}$	Low-level input current	S or G input	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			mA
		A or B input				-0.4			
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2	'LS157	9.7	16		9.7	16	mA
			'LS158	4.8	8		4.8	8	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with 4.5 V applied to all inputs and all outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS	'LS157			'LS158			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Data	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 4	9	14		7	12	ns	
$t_{PHL}$			9	14		7	12		
$t_{PLH}$	Strobe		13	20		11	17	ns	
$t_{PHL}$			14	21		12	18		
$t_{PLH}$	Select		15	23		13	20	ns	
$t_{PHL}$			18	27		16	24		

¶  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54S157, SN54S158, SN74S157, SN74S158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54S157 SN54S158			SN74S157 SN74S158			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54S157 SN74S157			SN54S158 SN74S158			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.2			1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	Series 54S 2.5	3.4		Series 74S 2.5	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 20 \text{ mA}$			0.5			0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	S or G input			100			100	$\mu$ A
	A or B input			50			50	$\mu$ A
$I_{IL}$ Low-level input current	S or G input			-4			-4	mA
	A or B input			-2			-2	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	-40		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	50		78	39		61	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with 4.5 V applied to all inputs and outputs open.

7

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TEST CONDITIONS	SN54S157 SN74S157			SN54S158 SN74S158			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Data	$C_L = 15 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 3	5	7.5		4	6		ns
$t_{PHL}$			4.5	6.5		4	6		
$t_{PLH}$	Strobe		8.5	12.5		6.5	11.5		ns
$t_{PHL}$			7.5	12		7	12		
$t_{PLH}$	Select		9.5	15		8	12		ns
$t_{PHL}$			9.5	15		8	12		

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output


NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54159, SN74159 4-LINE-TO-16-LINE DECODERS/DEMULTIPLEXERS WITH OPEN-COLLECTOR OUTPUTS

BULLETIN NO. DL-S 7211800, DECEMBER 1972

- Open-Collector Outputs for Interfacing with MOS or Memory Decoders/Drivers
- Decodes 4 Binary-Coded Inputs into One of 16 Mutually Exclusive Outputs
- Performs the Demultiplexing Function by Distributing Data from One Input Line to Any One of 16 Outputs
- Typical Average Propagation Delay Times:  
24 ns through 3 Levels of Logic  
19 ns from Strobe Input
- Output Off-State Current is Less Than 50  $\mu$ A
- Fully Compatible with Most TTL, DTL, and MSI Circuits



### description

Each of these monolithic, 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive open-collector outputs when both the strobe inputs, G1 and G2, are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe input low. When either strobe input is high, all outputs are high. These demultiplexers are ideally suited for implementing MOS memory decoding or for interfacing with discrete memory address drivers. For ultra-high-speed applications, the SN54S138/SN74S138 or SN54S139/SN74S139 is recommended.

These circuits are fully compatible for use with most other TTL and DTL circuits. Input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design. Input buffers are used to lower the fan-in requirement to only one normalized Series 54/74 load. A fan-out to 10 normalized Series 54/74 loads in the low-level state is available from each of the sixteen outputs. Typical power dissipation is 170 mW.

7

The SN54159 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74159 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### function table

Same as SN54154, SN74154. See page 7-172.

### functional block diagram

Same as SN54154, SN74154. See page 7-172.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54159 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74159 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal

## TYPES SN54159, SN74159 4-LINE-TO-16-LINE DECODERS/DEMULTIPLEXERS WITH OPEN-COLLECTOR OUTPUTS

### recommended operating conditions

	SN54159			SN74159			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Low-level output current, $I_{OL}$	16			16			mA
Operating free-air temperature, $T_A$	55	125		0	70		$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 5.5 \text{ V}$			50	$\mu$ A
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , All inputs grounded		34	56	mA



<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  
<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output, from A, B, C, or D inputs through 3 levels of logic	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 2		23	36	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from A, B, C, or D inputs through 3 levels of logic			24	36	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output, from either strobe input			15	25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output, from either strobe input			22	36	ns

NOTE 2: See load circuit and waveforms shown on page 3-10.

### schematics of inputs and outputs



TTL  
MSI

**TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A,  
SN54S162, SN54S163, SN74160 THRU SN74163,  
SN74LS160A THRU SN74LS163A, SN74S162, SN74S163  
SYNCHRONOUS 4-BIT COUNTERS**

BULLETIN NO. DL-S 7611385, OCTOBER 1976


'160, '161, 'LS160A, 'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR  
'162, '163, 'LS162A, 'LS163A, 'S162, 'S163 . . . FULLY SYNCHRONOUS COUNTERS

SERIES 54', 54LS', 54S' . . . J OR W PACKAGE

SERIES 74', 74LS', 74S' . . . J OR N PACKAGE

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

TYPE	TYPICAL PROPAGATION TIME, CLOCK TO Q OUTPUT	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'160 thru '163	14 ns	32 MHz	305 mW
'LS160A thru 'LS163A	14 ns	32 MHz	93 mW
'S162 and 'S163	9 ns	70 MHz	475 mW



logic: see description

**description**

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160, '162, 'LS160A, 'LS162A, and 'S162 are decade counters and the '161, '163, 'LS161A, 'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 or 'S163A or 'S162 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162, '163, 'LS162A, 'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q<sub>A</sub> output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.

'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The 'LS160A thru 'LS163A are completely new designs. Compared to the original 'LS160 thru 'LS163, they feature 0-nanosecond minimum hold time and reduced input currents I<sub>1H</sub> and I<sub>1L</sub>.

**TYPES SN54160 THRU SN54163, SN74160 THRU SN74163  
SYNCHRONOUS 4-BIT COUNTERS**

functional block diagrams


**SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS**

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.



**SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS**

SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.




**TYPES SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A  
SYNCHRONOUS 4-BIT COUNTERS**

functional block diagram


**SN54LS163A, SN74LS163A SYNCHRONOUS  
BINARY COUNTERS**

SN54LS161A, SN74LS161A synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54LS160A, SN74LS160A decade counters at left.



**SN54LS160A, SN74LS160A SYNCHRONOUS  
DECADE COUNTERS**

SN54LS162A, SN74LS162A synchronous decade counters are similar; however the clear is synchronous as shown for the SN54LS163A, SN74LS163A binary counters at right.



TENTATIVE DATA SHEET


This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


**TYPES SN54S162, SN54S163, SN74S162, SN74S163  
SYNCHRONOUS 4-BIT COUNTERS**

REVISED OCTOBER 1976  
functional block diagrams

**SN54S163, SN74S163 SYNCHRONOUS BINARY COUNTERS**



**SN54S162, SN74S162 SYNCHRONOUS DECADE COUNTERS**





**TYPES SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162,  
SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162  
SYNCHRONOUS 4-BIT COUNTERS**


'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit

7




**TYPES SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163,  
SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163  
SYNCHRONOUS 4-BIT COUNTERS**

'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:


1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen fifteen, zero, one, and two
4. Inhibit



7

# TYPES SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54 <sup>1</sup> Circuits	-55°C to 125°C
SN74 <sup>1</sup> Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

7

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

## recommended operating conditions

	SN54160, SN54161			SN74160, SN74161			UNIT
	SN54162, SN54163			SN74162, SN74163			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu\text{A}$
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0	25	0	25	0	25	MHz
Width of clock pulse, $t_w(\text{clock})$	25			25			ns
Width of clear pulse, $t_w(\text{clear})$	20			20			ns
Setup time, $t_{su}$ (see Figures 1 and 2)	Data inputs A, B, C, D	20		20			ns
	Enable P	20		20			
	Load	25		25			
	Clear <sup>o</sup>	20		20			
Hold time at any input, $t_h$	0			0			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

<sup>o</sup>This applies only for '162 and '163, which have synchronous clear inputs.

## TYPES SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54160, SN54161 SN54162, SN54163		SN74160, SN74161 SN74162, SN74163		UNIT
			MIN	TYP‡	MAX	MIN	
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8		V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.5		-1.5		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4	2.4	3.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	0.2	0.4	0.2	0.4	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1		1		mA
I <sub>IH</sub>	High-level input current	Clock or enable T	80		80		μA
		Other inputs	40		40		
I <sub>IL</sub>	Low-level input current	Clock or enable T	-3.2		-3.2		mA
		Other inputs	-1.6		-1.6		
I <sub>OS</sub>	Short-circuit output current‡	V <sub>CC</sub> = MAX	-20	-57	-18	-57	mA
I <sub>CCH</sub>	Supply current, all outputs high	V <sub>CC</sub> = MAX, See Note 3	59	85	59	94	mA
I <sub>CCL</sub>	Supply current, all outputs low	V <sub>CC</sub> = MAX, See Note 4	63	91	63	101	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time.

NOTES: 3. I<sub>CCH</sub> is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. I<sub>CCL</sub> is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Figures 1 and 2 and Notes 5 and 6	25	32		ns
t <sub>PLH</sub>	Clock	Ripple		23	35		ns
t <sub>PHL</sub>		carry		23	35		
t <sub>PLH</sub>	Clock (load input high)	Any		13	20		ns
t <sub>PHL</sub>		Q		15	23		
t <sub>PLH</sub>	Clock (load input low)	Any		17	25		ns
t <sub>PHL</sub>		Q		19	29		
t <sub>PLH</sub>	Enable T	Ripple		11	16		ns
t <sub>PHL</sub>		carry		11	16		
t <sub>PHL</sub>	Clear	Any Q		26	38		ns

¶ f<sub>max</sub> ≡ Maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output



t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

NOTES: 5. Load circuit is shown on page 3-10.

6. Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.

# TYPES SN54LS160A, THRU SN54LS163A, SN74LS160A, THRU SN74LS163A, SYNCHRONOUS 4-BIT COUNTERS

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 7)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS' Circuits	-55°C to 125°C
SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 7: Voltage values are with respect to network ground terminal.

7

## recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu\text{A}$
Low-level output current, $I_{OL}$	4			8			mA
Clock frequency, $f_{\text{clock}}$	0	25		0	25		MHz
Width of clock pulse, $t_{w(\text{clock})}$	25			25			ns
Width of clear pulse, $t_{w(\text{clear})}$	20			20			ns
Setup time, $t_{su}$ (see Figures 1 and 2)	Data inputs A, B, C, D	20		20		ns	
	Enable P or T	20		20			
	Load	20		20			
	Clear <sup>o</sup>	20		20			
Hold time at any input, $t_h$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

<sup>o</sup> This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.

### TENTATIVE DATA

7-198 This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
 INCORPORATED  
 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPES SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.7			0.8			V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5			-1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -400 µA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OL</sub> = 4 mA	0.25	0.4		0.25	0.4		V
		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OL</sub> = 8 mA				0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	Data or enable P				0.1			mA
		Load, clock, or enable T				0.2			
		Clear ('LS160A, 'LS161A)				0.1			
		Clear ('LS162A, 'LS163A)				0.2			
I <sub>IH</sub>	High-level input current	Data or enable P				20			µA
		Load, clock, or enable T				40			
		Clear ('LS160A, 'LS161A)				20			
		Clear ('LS162A, 'LS163A)				40			
I <sub>IL</sub>	Low-level input current	Data or enable P				-0.4			mA
		Load, clock, or enable T				-0.8			
		Clear ('LS160A, 'LS161A)				-0.4			
		Clear ('LS162A, 'LS163A)				-0.8			
I <sub>OS</sub>	Short-circuit output current §	V <sub>CC</sub> = MAX	-20	-100		-20	-100		mA
I <sub>CC</sub> H	Supply current, all outputs high	V <sub>CC</sub> = MAX, See Note 3	18	31		18	31		mA
I <sub>CC</sub> L	Supply current, all outputs low	V <sub>CC</sub> = MAX, See Note 4	19	32		19	32		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 3. I<sub>CC</sub>H is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. I<sub>CC</sub>L is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER ¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25	32		MHz
t <sub>PLH</sub>	Clock	Ripple	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 1 and 2 and Notes 8 and 9	20	35		ns
t <sub>PHL</sub>		carry		18	35		
t <sub>PLH</sub>	Clock (load input high)	Any		13	24		ns
t <sub>PHL</sub>		Q		18	27		
t <sub>PLH</sub>	Clock (load input low)	Any		13	24		ns
t <sub>PHL</sub>		Q		18	27		
t <sub>PLH</sub>	Enable T	Ripple		9	14		ns
t <sub>PHL</sub>		carry		9	14		
t <sub>PHL</sub>	Clear	Any Q		20	28		ns

¶ f<sub>max</sub> ≡ Maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output.



t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output.

NOTES: 8. Load circuit is shown on page 3-11.

9. Propagation delay for clearing is measured from the clear input for the 'LS160A and 'LS161A or from the clock transition for the 'LS162A and 'LS163A.

## TYPES SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54S162, SN54S163 (see Note 10)	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74S162, SN74S163	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

### recommended operating conditions

	SN54S162, SN54S163			SN74S162, SN74S163			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Clock frequency, $f_{clock}$	0		40	0		40	MHz
Width of clock pulse, $t_w(\text{clock})$ (high or low)	10			10			ns
Width of clear pulse, $t_w(\text{clear})$	10			10			ns
Setup time, $t_{su}$ (see Figure 4)	Data inputs, A, B, C, D		4			4	ns
	Enable P or T		12			12	
	Load		14			14	
	Clear		14			14	
	Load inactive-state		12			12	
Release time, $t_{release}$ (see Figure 4)	Enable P or T		4			4	ns
	Clear		4			4	
Hold time, $t_h$ (see Figure 4)	Data inputs A, B, C, D		3			3	ns
	Load		0			0	
	Clear		0			0	
Operating free-air temperature, $T_A$ (see Note 10)	-55		125	0		70	$^{\circ}\text{C}$

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.  
10. An SN54S162 or SN54S163 in the W package operating at free-air temperatures above  $91^{\circ}\text{C}$  requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than  $26^{\circ}\text{C/W}$ .

## TYPES SN54S162, SN54S163, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S162 SN54S163		SN74S162 SN74S163		UNIT
		MIN	TYP‡	MAX	MIN	
V <sub>IH</sub> High-level input voltage		2		2		V
V <sub>IL</sub> Low-level input voltage		0.8		0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.2		-1.2		V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5	3.4	2.7	3.4	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA	0.5		0.5		V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1		1		mA
I <sub>IH</sub> High-level input current	Enable T	100		100		μA
	Other inputs	50		50		
I <sub>IL</sub> Low-level input current	Enable T	-4		-4		mA
	Other inputs	-2		-2		
I <sub>OS</sub> Short-circuit output current §	V <sub>CC</sub> = MAX	-40	-100	-40	-100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX	95	160	95	160	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω, See Figures 1, 3, and 4 and Note 5	40	70		MHz
‡PLH	Clock	Ripple carry			14	25	ns
‡PHL					17	25	
‡PLH	Clock	Any Q			8	15	ns
‡PHL					10	15	
‡PLH	Enable T	Ripple carry			10	15	ns
‡PHL				10	15		

¶ f<sub>max</sub> ≡ maximum clock frequency

‡PLH ≡ propagation delay time, low-to-high-level output

‡PHL ≡ propagation delay time, high-to-low-level output


NOTE 5: Load circuit is shown on page 3-10.

7



**TYPES SN54160 THRU SN54163, SN54LS160A, THRU SN54LS163A,  
SN54S162, SN54S163, SN74160 THRU SN74163,  
SN74LS160A THRU SN74LS163A, SN74S162, SN74S163  
SYNCHRONOUS 4-BIT COUNTERS**

**PARAMETER MEASUREMENT INFORMATION**




**VOLTAGE WAVEFORMS**

- NOTES: A. The input pulses are supplied by a generator having the following characteristics:  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for '160 thru '163,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns; for 'LS160A thru 'LS163A,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns; and for 'S162, 'S163,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. Vary PRR to measure  $f_{max}$ .
- B. Outputs Q<sub>D</sub> and carry are tested at  $t_{n+10}$  for '160, '162, 'LS160A, 'LS162A, and 'S162, and at  $t_{n+16}$  for '161, '163, 'LS161A, 'LS163A, and 'S163, where  $t_n$  is the bit time when all outputs are low.
- C. For '160 thru '163, 'S162, and 'S163,  $V_{ref} = 1.5$  V; for 'LS160A thru 'LS163A,  $V_{ref} = 1.3$  V.

**FIGURE 1—SWITCHING TIMES**

**TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A,  
SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A  
SYNCHRONOUS 4-BIT COUNTERS**




NOTES: A. The input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{\text{out}} \approx 50 \Omega$ ; for '160 thru '163,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ; and for 'LS160A thru 'LS163A,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
 B. Enable P and enable T setup times are measured at  $t_{n+0}$ .  
 C. For '160 thru '163,  $V_{\text{ref}} = 1.5 \text{ V}$ ; for 'LS160A thru 'LS163A,  $V_{\text{ref}} = 1.3 \text{ V}$ .

FIGURE 2—SWITCHING TIMES

# TYPES SN54S162, SN54S163, SN74S162, SN74S163


## SYNCHRONOUS 4-BIT COUNTERS

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns, PRR  $\leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .  
 B.  $t_{PLH}$  and  $t_{PHL}$  from enable T input to carry output assume that the counter is at the maximum count ( $Q_A$  and  $Q_D$  high for 'S162, all Q outputs high for 'S163).

FIGURE 3—PROPAGATION DELAY TIMES FROM ENABLE T INPUT TO CARRY OUTPUT




NOTE A: The input pulses are supplied by generators having the following characteristics:  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns, PRR  $\leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ .

FIGURE 4—PULSE WIDTHS, SETUP TIMES, HOLD TIMES, AND RELEASE TIME

7

### N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A or 'S163 will count in binary. Virtually any count mode (modulo-N, N<sub>1</sub>-to-N<sub>2</sub>, N<sub>1</sub>-to-maximum) can be used with this fast look-ahead circuit.



TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, N74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

TYPICAL APPLICATION DATA

TO MORE-SIGNIFICANT STAGES


TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# TTL TYPES SN54164, SN54L164, SN54LS164, SN74164, SN74L164, SN74LS164 MSI 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

BULLETIN NO. DLS 7611835, MARCH 1974—REVISED OCTOBER 1976

- Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

SN54164, SN54LS164 . . . J OR W PACKAGE  
SN54L164, SN74L164 . . . J, N, OR T PACKAGE  
SN74164, SN74LS164 . . . J OR N PACKAGE  
(TOP VIEW)



TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'164	36 MHz	21 mW per bit
'L164	18 MHz	11 mW per bit
'LS164	36 MHz	10 mW per bit

### description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Series 54, 54L, and 54LS devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74, 74L, and 74LS devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS		OUTPUTS			
CLEAR	CLOCK	A	B	Q <sub>A</sub>	Q <sub>B</sub> . . . Q <sub>H</sub>
L	X	X	X	L	L . . . L
H	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub> . . . Q <sub>H0</sub>
H	↑	H	H	H	Q <sub>An</sub> . . . Q <sub>Gn</sub>
H	↑	L	X	L	Q <sub>An</sub> . . . Q <sub>Gn</sub>
H	↑	X	L	L	Q <sub>An</sub> . . . Q <sub>Gn</sub>

H = high level (steady state), L = low level (steady state)


X = irrelevant (any input, including transitions)

↑ = transition from low to high level.

Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>H0</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, or Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established.

Q<sub>An</sub>, Q<sub>Gn</sub> = the level of Q<sub>A</sub> or Q<sub>G</sub> before the most-recent ↑ transition of the clock; indicates a one-bit shift.

### schematics of inputs and outputs




# TYPES SN54164, SN54L164, SN54LS164, SN74164, SN74L164, SN74LS164

## 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS


REVISED OCTOBER 1976

typical clear, shift, and clear sequences



functional block diagram

7



## TYPES SN54164, SN74164

### 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54164	-55°C to 125°C
SN74164	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54164			SN74164			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			8			8	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock or clear input pulse, $t_w$		20			20		ns
Data setup time, $t_{su}$ (see Figure 1)		15			15		ns
Data hold time, $t_h$ (see Figure 1)		5			5		ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54164			SN74164			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage			2			2	V	
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4	3.2		2.4	3.2	V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-10		-27.5	-9		-27.5	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, V_{I(\text{clock})} = 0.4 \text{ V}$			30			30	mA
	See Note 2 $V_{I(\text{clock})} = 2.4 \text{ V}$			37			37	

<sup>†</sup> For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than two outputs should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V, applied to clear.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF}$	25	36		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15 \text{ pF}$		24	36	ns
	$C_L = 50 \text{ pF}$		28	42	
$t_{PLH}$ Propagation delay time, low-to-high-level Q outputs from clock input	$C_L = 15 \text{ pF}$	8	17	27	ns
	$C_L = 50 \text{ pF}$	10	20	30	
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from the clock input	$C_L = 15 \text{ pF}$	10	21	32	ns
	$C_L = 50 \text{ pF}$	10	25	37	

## TYPES SN54L164, SN74L164

### 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54L164	-55°C to 125°C
SN74L164	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54L164			SN74L164			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-200			-200	$\mu$ A
Low-level output current, $I_{OL}$			4			4	mA
Clock frequency, $f_{clock}$	0		12	0		12	MHz
Width of clock or clear input pulse, $t_w$	40			40			ns
Data setup time, $t_{SU}$ (see Figure 1)	30			30			ns
Data hold time, $t_H$ (see Figure 1)	10			10			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54L164			SN74L164			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -200 \mu\text{A}$	2.4	3.2		2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			-0.8	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$	-5		-20	-4		-20	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3		19	27		19	27	mA

† For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

§ Not more than two outputs should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V, applied to clear.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF}$	12	18		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15 \text{ pF}$		48	72	ns
	$C_L = 50 \text{ pF}$		56	84	
$t_{PLH}$ Propagation delay time, low-to-high-level Q outputs from clock input	$C_L = 15 \text{ pF}$	8	34	54	ns
	$C_L = 50 \text{ pF}$	10	20	60	
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from the clock input	$C_L = 15 \text{ pF}$	10	42	64	ns
	$C_L = 50 \text{ pF}$	10	50	74	



# TYPES SN54LS164, SN74LS164

## 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS164	-55°C to 125°C
SN74LS164	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS164			SN74LS164			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Clock frequency, $f_{clock}$	0	25		0	25		MHz
Width of clock or clear input pulse, $t_w$	20			20			ns
Data setup time, $t_{su}$ (see Figure 1)	15			15			ns
Data hold time, $t_h$ (see Figure 1)	5			5			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS164			SN74LS164			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4	V
		$I_{OL} = 8 \text{ mA}$				0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$	20			20			$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 3	16		27	16		27	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



NOTE 3:  $I_{CC}$  is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V applied to clear.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		25	36		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ ,	24		36	ns
$t_{PLH}$ Propagation delay time, low-to-high-level Q outputs from clock input	See Figure 1	17		27	
$t_{PHL}$ Propagation delay time, high-to-low-level Q outputs from clock input		21		32	ns

**TYPES SN54164, SN54L164, SN54LS164, SN74164, SN74L164, SN74LS164**  
**8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

**PARAMETER MEASUREMENT INFORMATION**



**VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generators have the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for '164 and 'L164,  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, and for 'LS164,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N3064 or 1N916.  
 D.  $Q_A$  output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.  
 E. Outputs are set to the high level prior to the measurement of  $t_{PHL}$  from the clear input.  
 F. For '164 and 'L164,  $V_{ref} = 1.5$  V; for 'LS164,  $V_{ref} = 1.3$  V.

**FIGURE 1—SWITCHING TIMES**


TTL  
MSI

# TYPES SN54165, SN54LS165, SN74165, SN74LS165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

BULLETIN NO. DL-S 7611375, OCTOBER 1976

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

SN54165, SN54LS165 . . . J OR W PACKAGE  
SN74165, SN74LS165 . . . J OR N PACKAGE  
(TOP VIEW)



TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'165	26 MHz	210 mW
'LS165	35 MHz	105 mW

### description

The '165 and 'LS165 are 8-bit serial shift registers that shift the data in the direction of  $Q_A$  toward  $Q_H$  when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs that are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the shift/load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input independently of the levels of the clock, clock inhibit, or serial inputs.


7

FUNCTION TABLE

INPUTS				INTERNAL OUTPUTS	OUTPUT
SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL		
L	X	X	X	A . . . H	$Q_A$ $Q_B$ $Q_H$
H	L	L	X	X	$Q_{A0}$ $Q_{B0}$ $Q_{H0}$
H	L	↑	H	X	H $Q_{An}$ $Q_{Gn}$
H	L	↑	L	X	L $Q_{An}$ $Q_{Gn}$
H	H	X	X	X	$Q_{A0}$ $Q_{B0}$ $Q_{H0}$


See explanation of function tables on page 3-8.

### schematic of inputs and output




## TYPES SN54165, SN54LS165, SN74165, SN74LS165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

functional block diagram



typical shift, load, and inhibit sequences



7

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: SN54165, SN74165	5.5 V
SN54LS165, SN74LS165	7 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54165, SN54LS165	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74165, SN74LS165	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '165 to the shift/load input in conjunction with the clock-inhibit inputs.

## TYPES SN54165, SN74165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

### recommended operating conditions

	SN54165			SN74165			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		20	0		20	MHz
Width of clock input pulse, $t_w(\text{clock})$	25			25			ns
Width of load input pulse, $t_w(\text{load})$	15			15			ns
Clock-enable setup time, $t_{SU}$ (see Figure 1)	30			30			ns
Parallel input setup time, $t_{SU}$ (see Figure 1)	10			10			ns
Serial input setup time, $t_{SU}$ (see Figure 2)	20			20			ns
Shift setup time, $t_{SU}$ (see Figure 2)	45			45			ns
Hold time at any input, $t_H$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54165			SN74165			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	Shift/load			80			80	$\mu$ A
	Other inputs			40			40	$\mu$ A
$I_{IL}$ Low-level input current	Shift/load			-3.2			-3.2	mA
	Other inputs			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-55	-18		-55	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 3}$		42	63		42	63	mA

NOTE 3: With the outputs open, clock inhibit and clock at 4.5 V, and a clock pulse applied to the shift/load input,  $I_{CC}$  is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$			$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See figures 1 thru 3	20	26		MHz
$t_{PLH}$	Load	Any			21	31	ns
$t_{PHL}$					27	40	ns
$t_{PLH}$	Clock	Any			16	24	ns
$t_{PHL}$					21	31	ns
$t_{PLH}$	H	$Q_H$			11	17	ns
$t_{PHL}$					24	36	ns
$t_{PLH}$	H	$\bar{Q}_H$			18	27	ns
$t_{PHL}$					18	27	ns

¶  $f_{max}$  = maximum clock frequency

$t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

## TYPES SN54LS165, SN74LS165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

### recommended operating conditions

	SN54LS165			SN74LS165			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$		0	25		0	25	MHz
Width of clock input pulse, $t_w(\text{clock})$		25			25		ns
Width of load input pulse, $t_w(\text{load})$		15			15		ns
Clock-enable setup time, $t_{SU}$ (see Figure 1)		30			30		ns
Parallel input setup time, $t_{SU}$ (see Figure 1)		10			10		ns
Serial input setup time, $t_{SU}$ (see Figure 2)		20			20		ns
Shift setup time, $t_{SU}$ (see Figure 2)		45			45		ns
Hold time at any input, $t_H$		0			0		ns
Operating free-air temperature, $T_A$		-55	125		0	70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS165			SN74LS165			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_I$	Input current at maximum input voltage	Shift/load	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$						
		Other inputs							0.3
$I_{IH}$	Low-level input current	Shift/load	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$						0.1
		Other inputs							60
$I_{IL}$	Low-level input current	Shift/load	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$						20
		Other inputs							-1.2
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$							-1.2
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3							-0.4
									21
									36
									21
									36

NOTE 3: With the outputs open, clock inhibit and clock at 4.5 V, and a clock pulse applied to the shift/load input,  $I_{CC}$  is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				25	35		MHz
$t_{PLH}$	Load	Any	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See figures 1 thru 3	22	35		ns
$t_{PHL}$				22	35		
$t_{PLH}$	Clock	Any		27	40		ns
$t_{PHL}$				28	40		
$t_{PLH}$	H	$Q_H$		14	25		ns
$t_{PHL}$				21	30		
$t_{PLH}$	H	$\bar{Q}_H$		21	30		ns
$t_{PHL}$				16	25		

<sup>¶</sup> $f_{max}$   $\equiv$  maximum clock frequency


$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output


**TYPES SN54165, SN54LS165, SN74165 SN74LS165  
PARALLEL-LOAD 8-BIT SHIFT REGISTERS**

**PARAMETER MEASUREMENT INFORMATION**

**7**




**FIGURE 1—VOLTAGE WAVEFORMS**



- NOTES: A. The eight data inputs and the clock-inhibit input are low. Results are monitored at output  $Q_H$  at  $t_{n+7}$ .  
 B. The input pulse generators have the following characteristics:  $PRR \leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for '165,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ; for 'LS165,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
 C. For '165,  $V_{ref} = 1.5 \text{ V}$ ; for 'LS165,  $V_{ref} = 1.3 \text{ V}$ .

**FIGURE 2—VOLTAGE WAVEFORMS**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are IN3064.

**FIGURE 3—LOAD CIRCUIT FOR SWITCHING TESTS**

TTL  
MSI

# TYPES SN54166, SN54LS166, SN74166, SN74LS166 8-BIT SHIFT REGISTERS


BULLETIN NO. DL-S 7611808, OCTOBER 1976

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion


SN54166, SN54LS166 . . . J OR W PACKAGE  
SN74166, SN74LS166 . . . J OR N PACKAGE  
(TOP VIEW)

TYPE	TYPICAL CLOCK FREQUENCY	MAXIMUM POWER DISSIPATION
'166	35 MHz	360 mW
'LS166	35 MHz	110 mW

functional block diagram



. . . dynamic input activated by transition from a high level to a low level.



## description

The '166 and 'LS166 8-bit shift registers are compatible with most other TTL and DTL logic families. All '166 and 'LS166 inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.


These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.



# TYPES SN54166, SN54LS166, SN74166, SN74LS166

## 8-BIT SHIFT REGISTERS

typical clear, shift, load, inhibit, and shift sequences




FUNCTION TABLE

CLEAR	SHIFT/ LOAD	INPUTS			SERIAL	PARALLEL		INTERNAL OUTPUTS		OUTPUT QH
		CLOCK INHIBIT	CLOCK	CLOCK		A...H	QA	QB		
L	X	X	X	X	X	X	L	L	L	
H	X	L	L	X	X	X	QA0	QB0	QH0	
H	L	L	↑	X	a...h	a	b	h		
H	H	L	↑	H	X	H	QAn	QGn	QGn	
H	H	L	↑	L	X	L	QAn	QGn	QGn	
H	X	H	↑	X	X	QA0	QB0	QH0	QH0	

See explanation of function tables on page 3-8.

schematics of inputs and outputs



## TYPES SN54166, SN74166 8-BIT SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54166	-55°C to 125°C
SN74166	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54166			SN74166			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock or clear pulse, $t_w$ (see Figure 1)	20			20			ns
Mode-control setup time, $t_{SU}$	30			30			ns
Data setup time, $t_{SU}$ (see Figure 1).	20			20			ns
Hold time at any input, $t_h$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54166			SN74166			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	72		104	72		116	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, 4.5 V applied to the serial input, all other inputs except the clock grounded,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		25	35		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Figure 1		23	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			20	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			17	26	ns

# TYPES SN54LS166, SN74LS166

## 8-BIT SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS166	-55°C to 125°C
SN74LS166	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS166			SN74LS166			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock or clear pulse, $t_w$ (see Figure 1)	20			20			ns
Mode-control setup time, $t_{SU}$	30			30			ns
Data setup time, $t_{SU}$ (see Figure 1)	20			20			ns
Hold time at any input, $t_h$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS166		SN74LS166		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
$V_{IH}$ High-level input voltage		2			2	V	
$V_{IL}$ Low-level input voltage				0.7		0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4	2.7	3.4	V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$						
	$I_{OL} = 4 \text{ mA}$	0.25	0.4	0.25	0.4	V	
	$I_{OL} = 8 \text{ mA}$			0.35	0.5		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1		0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20		20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4		-0.4	mA	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100	-20	-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	22	38	22	38	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of short-circuit should not exceed one second.


NOTE 2: With all outputs open, 4.5 V applied to the serial input and all other inputs except the clock grounded,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		25	35		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Figure 1		19	30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock		8	23	35	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock		8	24	35	ns


# TYPES SN54166, SN54LS166, SN74166, SN74LS166 8-BIT SHIFT REGISTERS

## PARAMETER MEASUREMENT INFORMATION



TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
H	0 V	$Q_H$ at $t_{n+1}$
Serial Input	4.5 V	$Q_H$ at $t_{n+8}$




- NOTE: A. All pulse generators have the following characteristics:  $Z_{out} \approx 50 \Omega$ ; for '166,  $t_r \leq 7$  ns and  $t_f \leq 7$  ns; for 'LS166,  $t_r \leq 15$  ns and  $t_f \leq 6$  ns.
- B. The clock pulse has the following characteristics:  $t_w(\text{clock}) \leq 20$  ns and  $PRR = 1$  MHz. The clear pulse has the following characteristics:  $t_w(\text{clear}) \geq 20$  ns and  $t_{hold} = 0$  ns. When testing  $f_{max}$ , vary the clock PRR.
- C.  $C_L$  includes probe and jig capacitance.
- D. All diodes are 1N3064 or 1N916.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- G.  $t_n$  = bit time before clocking transition  
 $t_{n+1}$  = bit time after one clocking transition  
 $t_{n+8}$  = bit time after eight clocking transitions
- H. For '166  $V_{ref} = 1.5$  V; for 'LS166  $V_{ref} = 1.3$  V.

FIGURE 1

- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency . . . 32 Megahertz

description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These decade counters feature buffered clock, clear, enable and set-to-nine inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.



The counter is enabled when the clear, strobe set-to-nine, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 10, i.e.:

$$f_{out} = \frac{M \cdot f_{in}}{10}$$

where:  $M = D \cdot 2^3 + C \cdot 2^2 + B \cdot 2^1 + A \cdot 2^0$  for decimal zero through nine.

7

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform two-decade rate multiplication (0-99), the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output. For longer words, see typical application data, Figure 1.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.

All of the inputs of these counters are diode-clamped, and each input, except the clock input, represents one normalized Series 54/74 load. The buffered clock input, used with the strobe gate, is only two Series 54/74 loads. Full fan-out to 10 Series 54/74 loads is available from each of the output. These devices are completely compatible with most TTL and DTL families. Typical dissipation is 270 milliwatts. The SN54167 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , and the SN74167 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


# TYPES SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

STATE AND/OR RATE FUNCTION TABLE (See Note A)

INPUTS								OUTPUTS				NOTES
CLEAR	ENABLE	STROBE	BCD RATE				NUMBER OF CLOCK PULSES	UNITY/ CASCADE	LOGIC LEVEL OR NUMBER OF PULSES			
			D	C	B	A			Y	Z	ENABLE	
H	X	H	X	X	X	X	X	H	L	H	H	B
L	L	L	L	L	L	L	10	H	L	H	1	C
L	L	L	L	L	L	H	10	H	1	1	1	C
L	L	L	L	L	H	L	10	H	2	2	1	C
L	L	L	L	L	L	H	10	H	3	3	1	C
L	L	L	L	H	L	L	10	H	4	4	1	C
L	L	L	L	H	L	H	10	H	5	5	1	C
L	L	L	L	H	H	L	10	H	6	6	1	C
L	L	L	L	H	H	H	10	H	7	7	1	C
L	L	L	H	L	L	L	10	H	8	8	1	C
L	L	L	H	L	L	H	10	H	9	9	1	C
L	L	L	H	L	H	L	10	H	8	8	1	C, D
L	L	L	H	L	H	H	10	H	9	9	1	C, D
L	L	L	H	H	L	L	10	H	8	8	1	C, D
L	L	L	H	H	L	H	10	H	9	9	1	C, D
L	L	L	H	H	H	L	10	H	8	8	1	C, D
L	L	L	H	H	H	H	10	H	9	9	1	C, D
L	L	L	H	L	L	H	10	L	H	9	1	E

- NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.  
 B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.  
 C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.  
 D. These input conditions exceed the range of the decimal rate inputs.  
 E. Unity/cascade can be used to inhibit output Y.

functional block diagram and schematics of inputs and outputs



7

## TYPES SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54167	-55°C to 125°C
SN74167	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54167			SN74167			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu A$
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock pulse, $t_{w(clock)}$	20			20			ns
Width of clear pulse, $t_{w(clear)}$	15			15			ns
Width of set-to-nine pulse $t_{w(set-to-9)}$	15			15			ns
Enable setup time, $t_{su}$ : From positive-going transition of clock pulse From negative-going transition of previous clock pulse	(See Note 2) 25 0			(See Note 2) 25 0			ns
Enable hold time, $t_h$ : From positive-going transition of clock pulse From negative-going transition of previous clock pulse	(See Note 2) 0 20			(See Note 2) 0 20			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

NOTE 2:  $t_{w(clock)}$  is the interval in which the clock is high.  $t_{cp}$  is the total clock cycle starting with a negative transition. See Figure 1 on SN5497, SN7497 data sheet.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage			0.8		V
$V_I$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu A$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	clock input			80	$\mu A$
		other inputs	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40	
$I_{IL}$	Low-level input current	clock inputs			-3.2	mA
		other inputs	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6	
$I_{OS}$	Short circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CCH}$	Supply current, output high	$V_{CC} = \text{MAX}$ , See Note 3		43		mA
$I_{CCL}$	Supply current, output low	$V_{CC} = \text{MAX}$ , See Note 4		65	99	mA

NOTES: 3.  $I_{CCH}$  is measured with outputs open and all inputs low.

4.  $I_{CCL}$  is measured with outputs open and all inputs high except the set-to-nine input which is low.

<sup>†</sup>For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

## TYPES SN54167, SN74167 SYNCHRONOUS DECADE RATE MULTIPLIERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETERS <sup>f</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$			$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 5	25	32		MHz
$t_{\text{PLH}}$	Enable	Enable		13	20		ns
$t_{\text{PHL}}$				14	21		ns
$t_{\text{PLH}}$	Strobe	Z		12	18		ns
$t_{\text{PHL}}$				15	23		ns
$t_{\text{PLH}}$	Clock	Y		26	39		ns
$t_{\text{PHL}}$				20	30		ns
$t_{\text{PLH}}$	Clock	Z		12	18		ns
$t_{\text{PHL}}$				17	26		ns
$t_{\text{PLH}}$	Rate	Z		9	14		ns
$t_{\text{PHL}}$				6	10		ns
$t_{\text{PLH}}$	Unity/Cascade	Y		9	14		ns
$t_{\text{PHL}}$				6	10		ns
$t_{\text{PLH}}$	Strobe	Y		19	30		ns
$t_{\text{PHL}}$				22	33		ns
$t_{\text{PLH}}$	Clock	Enable		19	30		ns
$t_{\text{PHL}}$				22	33		ns
$t_{\text{PLH}}$	Clear	Y		24	36		ns
$t_{\text{PHL}}$		Z		15	23		ns
$t_{\text{PHL}}$	Set-to-9	Enable		18	27		ns
$t_{\text{PLH}}$	Any Rate Input	Y	15	23		ns	
$t_{\text{PHL}}$			15	23		ns	

<sup>f</sup> $f_{\text{max}}$  is maximum clock frequency.

$t_{\text{PLH}}$  is propagation delay time, low-to-high-level output.

$t_{\text{PHL}}$  is propagation delay time, high-to-low-level output.

NOTE 5: Load circuit, voltage waveforms, and input conditions for measuring switching characteristics are the same as those for the SN5497 and SN7497, page 7-106.

### TYPICAL APPLICATION DATA

This application demonstrates how the decimal-rate multipliers may be cascaded for longer words. Three decades are illustrated (0.999 to 999) although longer words can be implemented by using the pattern shown. The output is decoded either from output Y with a NOR gate or from output Z with a NAND gate. Either method of decoding produces the complement of the output used.

7




FIGURE 1



TTL  
MSI

## TYPES SN54LS168A, SN54LS169A, SN54S168, SN54S169, SN74LS168A, SN74LS169A, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

BULLETIN NO. DL-S 7612068, OCTOBER 1976


'LS168A, 'S168 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS  
'LS169A, 'S169 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS

SERIES SN54LS', SN54S' . . . J OR W PACKAGE  
SERIES SN74LS', SN74S' . . . J OR N PACKAGE  
(TOP VIEW)

Programmable Look-Ahead Up/Down  
Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY		TYPICAL POWER DISSIPATION
	COUNTING UP	COUNTING DOWN	
'LS168A, 'LS169A	35 MHz	35 MHz	100 mW
'S168, 'S169	70 MHz	55 MHz	500 mW



### description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS168A and 'S168 are decade counters and the 'LS169A and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs ( $\bar{P}$  and  $\bar{T}$ ) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input  $\bar{T}$  is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the  $Q_A$  output when counting up and approximately equal to the low portion of the  $Q_A$  output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable  $\bar{P}$  or  $\bar{T}$  inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.


These counters feature a fully independent clock circuit. Changes at control inputs (enable  $\bar{P}$ , enable  $\bar{T}$ , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS168A and 'LS169A are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time and reduced input currents  $I_{IH}$  and  $I_{IL}$ .


# TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

functional block diagrams

SN54LS169A, SN74LS169A, BINARY COUNTERS




SN54LS168A, SN74LS168A, DECADE COUNTERS




# TYPES SN54S168, SN54S169, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

functional block diagrams

SN54S169, SN74S169 BINARY COUNTERS



SN54S168, SN74S168 DECADE COUNTERS



7


## TYPES SN54LS168A, SN54S168, SN74LS168A, SN74S168 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

'LS168A, 'S168 DECADE COUNTERS

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven



7

# TYPES SN54LS169A, SN54S169, SN74LS169A, SN74S169 SYNCHRONOUS 4-BIT UP UP/DOWN COUNTERS


'LS169A, 'S169 BINARY COUNTERS

## typical load, count, and inhibit sequences

Illustrated below is the following sequence:



1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen

7



## TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS168A, SN54LS169A	-55°C to 125°C
SN74LS168A, SN74LS169A	0°C to 70°C
Storage temperature range	-65°C to 150°C

7

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS168A SN54LS169A			SN74LS168A SN74LS169A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu\text{A}$
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{\text{clock}}$	0		25	0		25	MHz
Width of clock pulse, $t_w(\text{clock})$ (high or low) (see Figure 1)	25			25			ns
Setup time, $t_{su}$ (see Figure 1)	Data inputs A, B, C, D	20		20			ns
	Enable $\bar{P}$ or $\bar{T}$	20		20			
	Load	25		25			
	Up/Down	30		30			
Hold time at any input with respect to clock, $t_h$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

1076

TENTATIVE DATA

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-231

## TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS168A SN54LS169A			SN74LS168A SN74LS169A			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.7			0.8			V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5			-1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -400 µA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 4 mA			0.25	0.4		V
			I <sub>OL</sub> = 8 mA					0.35	
I <sub>I</sub>	Input current at maximum input voltage	A, B, C, D, $\bar{P}$ , U/ $\bar{D}$	0.1			0.1			mA
		Clock, $\bar{T}$	0.1			0.1			
		Load	0.2			0.2			
I <sub>IH</sub>	High-level input current	A, B, C, D, P, U/D	20			20			µA
		Clock, $\bar{T}$	20			20			
		Load	40			40			
I <sub>IL</sub>	Low-level input current	A, B, C, D, $\bar{P}$ , U/ $\bar{D}$	-0.4			-0.4			mA
		Clock, $\bar{T}$	-0.4			-0.4			
		Load	-0.8			-0.8			
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100		-20	-100		mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 2	20	34		20	34		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 2 and 3 and Note 3	25	32		MHz
t <sub>PLH</sub>	Clock	Ripple		23	35		ns
t <sub>PHL</sub>		carry		23	35		ns
t <sub>PLH</sub>	Clock	Any		13	20		ns
t <sub>PHL</sub>		Q		15	23		ns
t <sub>PLH</sub>	Enable $\bar{T}$	Ripple		10	14		ns
t <sub>PHL</sub>		carry		10	14		ns
t <sub>PLH</sub> ◊	Up/Down	Ripple		17	25		ns
t <sub>PHL</sub> ◊		carry		19	29		ns

† f<sub>max</sub> ≡ Maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output.

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output.

◊ Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS168A or 15 for 'LS169A), the ripple carry output will be out of phase.

NOTE 3: Load circuit is shown on page 3-11.

TENTATIVE DATA

7-232


This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPES SN54S168, SN54S169, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 4)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 5)	5.5 V
Operating free-air temperature range: SN54S168, SN54S169 (see Note 6)	-55°C to 125°C
SN74S168, SN74S169	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

7

	SN54S168 SN54S169			SN74S168 SN74S169			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, $I_{OH}$			-1			-1	mA		
Low-level output current, $I_{OL}$			20			20	mA		
Clock frequency, $f_{clock}$			0			40	MHz		
Width of clock pulse, $t_{W(clock)}$ (high or low) (see Figure 1)			10			10	ns		
Setup time, $t_{su}$ (see Figure 1)	Data inputs A, B, C, D		4			4	ns		
	Enable $\bar{P}$ or $\bar{T}$		14			14			
	Load		6			6			
	Up/Down		20			20			
Hold time at any input with respect to clock, $t_h$ (see Figure 1)			1			1	ns		
Operating free-air temperature, $T_A$ (see Note 6)			-55			125	0	70	°C

- NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs  $\bar{P}$  and  $\bar{T}$ .  
 6. An SN54S168 or SN54S169 in the W package operating at free-air temperatures above 91°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 26°C/W.



## TYPES SN54S168, SN54S169, SN74S168, SN74S169

### SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S168 SN54S169			SN74S168 SN74S169			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage				0.8			0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA			0.5			0.5	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub> High-level input current	Enable $\bar{T}$			100			100	$\mu$ A
	Other inputs			50			50	
I <sub>IL</sub> Low-level input current	Enable $\bar{T}$			-4			-4	mA
	Other inputs			-2			-2	
I <sub>OS</sub> Short-circuit output current‡	V <sub>CC</sub> = MAX	-40	-100		-40	-100		mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 2	100	160		100	160		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	UP/DOWN = HIGH			UP/DOWN = LOW			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>			C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 $\Omega$ , See Figures 2 and 3 and Note 7	40	70		40	55		MHz
t <sub>PLH</sub>	Clock	Ripple carry		14	21		14	21		ns
t <sub>PHL</sub>				20	28		20	28		
t <sub>PLH</sub>				Clock	Any Q	8	15		8	
t <sub>PHL</sub>	11	15					11	15		
t <sub>PLH</sub>	Enable $\bar{T}$	Ripple carry				7.5	11		6	12
t <sub>PHL</sub>				15	22		15	25		
t <sub>PLH</sub> ◊				Up/Down	Ripple carry	9	15		8	15
t <sub>PHL</sub> ◊	10	15					16	22		

¶f<sub>max</sub>  $\equiv$  maximum clock frequency


t<sub>PLH</sub>  $\equiv$  propagation delay time, low-to-high-level output

t<sub>PHL</sub>  $\equiv$  propagation delay time, high-to-low-level output

◊Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'S168 or 15 for 'S169), the ripple carry output will be out of phase.


NOTE 7: Load circuit is shown on page 3-10.

**TYPES SN54LS168A, SN54LS169A, SN54S168, SN54S169,  
SN74LS168A, SN74LS169A, SN74S168, SN74S169  
SYNCHRONOUS 4-BIT UP UP/DOWN COUNTERS**



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} \approx 50 \Omega$ ; for 'LS168A and 'LS169A,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns, and for 'S168 and 'S169,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
B. For 'LS168A and 'LS169A,  $V_{ref} = 1.3$  V; for 'S168 and 'S169,  $V_{ref} = 1.5$  V.

**FIGURE 1—PULSE WIDTHS, SETUP TIMES, HOLD TIMES**




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_{out} \approx 50 \Omega$ ; for 'LS168A and 'LS169A,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns; and for 'S168 and 'S169,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
B.  $t_{pLH}$  and  $t_{pHL}$  from enable  $\bar{T}$  input to ripple carry output assume that the counter is at the maximum count ( $Q_A$  and  $Q_D$  high for 'LS168A and 'S168, all Q outputs high for 'LS169A and 'S169).  
C. For 'LS168A and 'LS169A,  $V_{ref} = 1.3$  V; for 'S168 and 'S169,  $V_{ref} = 1.5$  V.  
D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS168A and 'S168, or 15 for 'LS169A and 'S169) the ripple carry output will be out of phase.

**FIGURE 2—PROPAGATION DELAY TIMES TO CARRY OUTPUT**

**TYPES SN54LS168A, SN54LS169A, SN54S168, SN54S169,  
SN74LS168A, SN74LS169A, SN74S168, SN74S169  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS**

**PARAMETER MEASUREMENT INFORMATION**

7



**UP-COUNT VOLTAGE WAVEFORMS**

- NOTES: A. The input pulses are supplied by a generator having the following characteristics:  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50 \Omega$ ; for 'LS168A and 'LS169A,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns; and for 'S168 and 'S169,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. Vary PRR to measure  $f_{max}$ .
- B. Outputs  $Q_D$  and carry are tested at  $t_{n+10}$  for the 'LS168A and 'S168, and at  $t_{n+16}$  for the 'LS169A and 'S169, where  $t_n$  is the bit-time when all outputs are low.
- C. For 'LS168A and 'LS169A,  $V_{ref} = 1.3$  V; for 'S168 and 'S169,  $V_{ref} = 1.5$  V.


**FIGURE 3—PROPAGATION DELAY TIMES FROM CLOCK**

TTL  
MSI

## TYPES SN54170, SN54LS170, SN74170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

BULLETIN NO. DL-S 7611349, MARCH 1974—REVISED OCTOBER 1976

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 1024 Words of n-Bits
- For Use as:  
Scratch-Pad Memory  
Buffer Storage between Processors  
Bit Storage in Fast Multiplication Designs
- Open-Collector Outputs with Low Maximum Off-State Current:  
'170 . . . 30  $\mu$ A  
'LS170 . . . 20  $\mu$ A
- SN54LS670 and SN74LS670 Are Similar But Have 3-State Outputs



### description

The '170 and 'LS170 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input,  $G_W$ , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input,  $G_R$ , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (30 nanoseconds typical) and the read time (25 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All '170 inputs and all inputs except the read enable and write enable of the 'LS170 are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54170 and SN54LS170 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74170 and SN74LS170 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

7

# TYPES SN54170, SN54LS170, SN74170, SN74LS170

## 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

logic

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)


WRITE INPUTS			WORD			
W <sub>B</sub>	W <sub>A</sub>	G <sub>W</sub>	0	1	2	3
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q = D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q = D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q = D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>

READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	G <sub>R</sub>	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H

- NOTES:
- A. H = high level, L = low level, X = irrelevant.
  - B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
  - C. Q<sub>0</sub> = the level of Q before the indicated input conditions were established.
  - D. W0B1 = The first bit of word 0, etc.

functional block diagram




# TYPES SN54170, SN54LS170, SN74170, SN74LS170

## 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

REVISED OCTOBER 1976

functional block diagram



7

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '170	5.5 V
'LS170	7 V
Off-state output voltage: '170	5.5 V
'LS170	7 V
Operating free-air temperature range: SN54170, SN54LS170 (see Note 2)	-55°C to 125°C
SN74170, SN74LS170	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 38°C/W

## TYPES SN54170, SN74170

### 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

	SN54170			SN74170			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
Low-level output current, $I_{OL}$			16			16	mA
Width of write-enable or read-enable pulse, $t_{w}$	25			25			ns
Setup times, high- or low-level data (see Figure 2)	Data input with respect to write enable, $t_{su}(D)$	10		10			ns
	Write select with respect to write enable, $t_{su}(W)$	15		15			ns
Hold times, high- or low-level data (see Note 3 and Figure 2)	Data input with respect to write enable, $t_h(D)$	15		15			ns
	Write select with respect to write enable, $t_h(W)$	5		5			ns
Latch time for new data, $t_{latch}$ (see Note 4)	25			25			ns
Operating free-air temperature range, $T_A$ (see Note 2)	-55		125	0		70	°C

- NOTES: 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 38°C/W.
3. Write select setup time will protect the data written into the previous address. If protection of data in the previous address is not required,  $t_{su}(W)$  can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during  $t_h(W)$  will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}$ , $V_{OH} = 5.5 \text{ V}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$			30	μA
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 5			127 <sup>§</sup>	mA
	SN54170			140	
	SN74170			127 <sup>§</sup>	150

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup>Typical supply current shown is an average for 50% duty cycle.

NOTE 5: Maximum  $I_{CC}$  is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.



## TYPES SN54170, SN74170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Read enable	Any Q	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figures 1 and 2	10	15	ns	
$t_{PHL}$				20	30		
$t_{PLH}$	Read Select	Any Q		23	35	ns	
$t_{PHL}$				30	40		
$t_{PLH}$	Write enable	Any Q		25	40	ns	
$t_{PHL}$				34	45		
$t_{PLH}$	Data	Any Q	20	30	ns		
$t_{PHL}$			30	45			

† $t_{PLH}$  = propagation delay time, low-to-high-level output  
 $t_{PHL}$  = propagation delay time, high-to-low-level output

### schematics of inputs and outputs



7



## TYPES SN54LS170, SN74LS170

### 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

	SN54LS170			SN74LS170			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
Low-level output current, $I_{OL}$			4			8	mA
Width of write-enable or read-enable pulse, $t_w$	25			25			ns
Setup times, high- or low-level data (see Figure 2)	Data input with respect to write enable, $t_{su}(D)$	10		10			ns
	Write select with respect to write enable, $t_{su}(W)$	15		15			ns
Hold times, high- or low-level data (see Note 3 and Figure 2)	Data input with respect to write enable, $t_h(D)$	15		15			ns
	Write select with respect to write enable, $t_h(W)$	5		5			ns
Latch time for new data, $t_{latch}$ (see Note 4)	25			25			ns
Operating free-air temperature range, $T_A$	-55		125	0		70	°C

NOTES: 3. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required,  $t_{su}(W)$  can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during  $t_h(W)$  will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS170			SN74LS170			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{OH} = 5.5 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{IH} = 2 \text{ V}$			20			20	μA
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 8 \text{ mA}$					0.35	0.5	
$I_I$ Input current at maximum input voltage	Any D, R, or W $G_R$ or $G_W$	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$				0.1	0.1	mA
						0.2	0.2	
$I_{IH}$ High-level input current	Any D, R, or W $G_R$ or $G_W$	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$				20	20	μA
						40	40	
$I_{IL}$ Low-level input current	Any D, R, or W $G_R$ or $G_W$	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				-0.4	-0.4	mA
						-0.8	-0.8	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 6		25	40		25	40	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 6:  $I_{CC}$  is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.



## TYPES SN54LS170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Read enable	Any Q	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Figures 1 and 2	20	30	ns	
$t_{PHL}$				20	30		
$t_{PLH}$	Read select	Any Q		25	40	ns	
$t_{PHL}$				24	40		
$t_{PLH}$	Write enable	Any Q		$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Figures 1 and 3	30	45	ns
$t_{PHL}$					26	40	
$t_{PLH}$	Data	Any Q	30		45	ns	
$t_{PHL}$			22		35		

†  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

### schematics of inputs and outputs



7

**TYPES SN54170, SN54LS170, SN74170, SN74LS170**  
**4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS**

REVISED MARCH 1974

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 1




FIGURE 2




FIGURE 3

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
- B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
- C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with  $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_R$  is low.
- D. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \approx 50 \Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 10$  ns and  $t_f \leq 10$  ns for '170, and  $t_r \leq 15$  ns and  $t_f \leq 6$  ns for 'LS170.
- E. For '170,  $V_{ref} = 1.5$  V; for 'LS170,  $V_{ref} = 1.3$  V.

TTL  
LSI

**TYPE SN74172**  
**16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS**

BULLETIN NO. DL-S 7211744, MAY 1972 — REVISED DECEMBER 1972

- Independent Read/Write Addressing Permits Simultaneous Reading and Writing
- Organized as Eight Words of Two Bits Each
- Fast Access Times:  
From Read Enable . . . 15 ns Typical  
From Read Select . . . 33 ns Typical
- Three-State Outputs Simplify Use in Bus-Organized Systems
- Applications:  
Stacked Data Registers  
Scratch-Pad Memory  
Buffer Storage Between Processors  
Fast Multiplication Schemes

**description**

The SN74172, containing the equivalent of 201 gates on a monolithic chip, is a high-performance 16-bit register file organized as eight words of two bits each.


Multiple address decoding circuitry is used so that the read and write operation can be performed independently on two word locations. This provides a true simultaneous read/write capability. Basically, the file consists of two distinct sections (see Figure A).

Section 1 permits the writing of data into any two-bit word location while reading two bits of data from another location simultaneously. To provide this flexibility, independent decoding is incorporated.

Section 2 of the register file is similar to section 1 with the exception that common read/write address circuitry is employed. This means that section 2 can be utilized in one of three modes:

- 1) Writing new data into two bits
- 2) Reading from two bits
- 3) Writing into and simultaneously reading from the same two bits.

Regardless of the mode, the operation of section 2 is entirely independent of section 1.



positive logic: see description




FIGURE A

## TYPE SN74172

### 16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

#### description (continued)

The three-state outputs of this register file permit connection of up to 129 compatible outputs and one Series 54/74 high-logic-level load to a common system bus. The outputs are controlled by the read-enable circuitry so that they operate as standard TTL totem-pole outputs when the appropriate read-enable input is low or they are placed in a high-impedance state when the associated read-enable input is at a high logic level. To minimize the possibility that two outputs from separate register files will attempt to take a common bus to opposite logic levels, the read-enable circuitry is designed such that disable times are shorter than enable times.

All inputs are buffered to lower the drive requirements of the clock, read/write address, and write-enable inputs to one normalized Series 54/74 load, and of all other inputs to one-half of one normalized Series 54/74 load.

Functions of the inputs and outputs of the SN74172 are as shown in the following table.

FUNCTION	SECTION 1	SECTION 2	DESCRIPTION
Write Address	1W0, 1W1, 1W2	2W/R0, 2W/R1, 2W/R2	Binary write address selects one of eight two-bit word locations.
Write Enable	1GW	2GW	When low, permits the writing of new data into the selected word location on a positive transition of the clock input.
Data Inputs	1DA, 1DB	2DA, 2DB	Data at these inputs is entered on a positive transition of the clock input into the location selected by the write address inputs if the write enable input is low. Since the two sections are independent, it is possible for both write functions to be activated with both write addresses selecting the same word location. If this occurs and the information at the data inputs is not the same for both sections (i.e., 1DA ≠ 2DA and/or 1DB ≠ 2DB) the low-level data will predominate in each bit and be stored.
Read Address	1R0, 1R1, 1R2	Common with write address	Binary write address selects one of eight two-bit word locations.
Read Enable	1GR	2GR	When read enable is low, the outputs assume the levels of the data stored in the location selected by read address inputs. When read enable is high, the associated outputs remain in the high-impedance state and neither significantly load nor drive the lines to which they are connected.
Data Outputs	1QA, 1QB	2QA, 2QB	
Clock	CK		The positive-going transition of the clock input will enter new data into the addressed location if the write enable input is low. The clock is common to both sections.

7

## TYPE SN74172 16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage	5.5 V
Output voltage (see Note 2)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the maximum voltage which should be applied to any output when it is in the high-impedance state.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level output current, $I_{OH}$				-5.2	mA
Low-level output current, $I_{OL}$				16	mA
Clock frequency, $f_{clock}$		0		20	MHz
Width of clock pulse, $t_w(\text{clock})$		25			ns
Setup time, $t_{SU}$ (see Figure 1)	Write select	$t_w(\text{clock})+10$			ns
	High-level data	30			
	Low-level data	45			
	Write enable	35			
Hold time, $t_H$ (see Figure 1)	Write select	0			ns
	Write enable	0			
Data release time, $t_{release}$ (see Figure 1)	High-level data			10	ns
	Low-level data			10	
Operating free-air temperature, $T_A$		0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage			0.8		V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -5.2 \text{ mA}$	2.4	3		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_{O(\text{off})}$	Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}, V_O = 2.4 \text{ V}$		40		μA
		$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}$		-40		
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40	μA
$I_{IL}$	Low-level input current	2W/R0, 2W/R1, 2W/R2, 1GW, 2GW, or clock			-1.6	mA
		Any other input			-0.8	
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}, \text{ All inputs at } 4.5 \text{ V}, \text{ Outputs open}$		112	170	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.


# TYPE SN74172

## 16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS


switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 400\ \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency		20			MHz
$t_{PLH}$	Propagation delay time, low-to-high-level output from read select	$C_L = 50\text{ pF}$ , See Figure 1		33	45	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from read select			30	45	
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			35	50	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			35	50	
$t_{ZH}$	Output enable time to high level			14	30	ns
$t_{ZL}$	Output enable time to low level			16	30	
$t_{HZ}$	Output disable time from high level	$C_L = 5\text{ pF}$ , See Figure 1		6	20	ns
$t_{LZ}$	Output disable time from low level			11	20	

### PARAMETER MEASUREMENT INFORMATION



SWITCHING TIMES FROM CLOCK INPUT





ENABLE AND DISABLE TIMES FROM READ ENABLE

- NOTES:
- Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leq 7\text{ ns}$ ,  $t_f \leq 7\text{ ns}$ ,  $PRR = 1\text{ MHz}$ ,  $Z_{out} \approx 50\ \Omega$ .
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled. Waveform 2 is for an output with internal conditions such that the output is high except when disabled.
  - Write select setup time, as specified, will protect data written into previous address.
  - Load circuit is shown on page 3-10.

VOLTAGE WAVEFORMS  
FIGURE 1

### schematics of inputs and outputs



**TTL  
MSI**

**TYPES SN54173, SN54LS173, SN74173, SN74LS173  
4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS**

BULLETIN NO. DL-S 7611721, OCTOBER 1976

- Three-State Outputs Interface Directly with System Bus
- Gated Output-Control Lines for Enabling or Disabling the Outputs
- Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two Modes:

Parallel Load  
Do Nothing (Hold)

- For Application as Bus Buffer Registers

TYPE	TYPICAL PROPAGATION DELAY TIME	MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'173	23 ns	35 MHz	250 mW
'LS173	18 ns	50 MHz	85 mW


**description**

The '173 and 'LS173 four-bit registers include D-type flip-flops featuring totem-pole three-state outputs capable of driving highly capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these flip-flops with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of the SN74173 or SN74LS173 outputs may be connected to a common bus and still drive two Series 54/74 or 54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173 outputs can be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load, respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Gated enable inputs are provided on the '173 and 'LS173 for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

Higher density D-type registers, some with improved performance and including the new octal D-type registers, are shown in the functional index/selection guide, see pages 1-11 and 1-12.

SN54173, SN54LS173 . . . J OR W PACKAGE  
SN74173, SN74LS173 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

**FUNCTION TABLE**

CLEAR	CLOCK	INPUTS			DATA D	OUTPUT Q
		DATA ENABLE		DATA		
		G1	G2			
H	X	X	X	X	L	
L	L	X	X	X	Q <sub>0</sub>	
L	↑	H	X	X	Q <sub>0</sub>	
L	↑	X	H	X	Q <sub>0</sub>	
L	↑	L	L	L	L	
L	↑	L	L	H	H	

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however sequential operation of the flip-flops is not affected.

**7**



# TYPES SN54173, SN54LS173, SN74173, SN74LS173


## 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '173	5.5 V
'LS173	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54173, SN54LS173	-55°C to 125°C
SN74173, SN74LS173	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.

functional block diagram and schematics of inputs and outputs



7

## TYPES SN54173, SN74173

### 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

#### recommended operating conditions

	SN54173			SN74173			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2			-5.2	mA
Low-level output current, $I_{OL}$			16			16	mA
Input clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock or clear pulse, $t_w$			20			20	ns
Setup time, $t_{su}$	Data enable		17			17	ns
	Data		10			10	
	Clear inactive state		10			10	
Hold time, $t_h$	Data enable		2			2	ns
	Data		10			10	
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{iL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{iL} = 0.8 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4			V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{iL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$			0.4	V
$I_{O(\text{off})}$ Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}$ , $V_O = 2.4 \text{ V}$ $V_{IH} = 2 \text{ V}$ , $V_O = 0.4 \text{ V}$			40 -40	$\mu\text{A}$
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
$I_{iL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$			-30 -70	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2			50 72	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs grounded; and the clock input and M at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$ , $R_L = 400 \Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{max}$ Maximum clock frequency		25	35		MHz	
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear input	$C_L = 50 \text{ pF}$ , See Note 3		18	27	ns	
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock input			28	43	ns	
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock input			19	31	ns	
$t_{PZH}$ Output enable time to high level			7	16	30	ns
$t_{PZL}$ Output enable time to low level		7	21	30	ns	
$t_{PHZ}$ Output disable time from high level	$C_L = 5 \text{ pF}$ , See Note 3		3	5	14	ns
$t_{PLZ}$ Output disable time from low level			3	11	20	

NOTE 3: Load circuits and voltage waveforms are shown on page 3-10.

## TYPES SN54LS173, SN74LS173

### 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

#### recommended operating conditions

	SN54LS173			SN74LS173			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			12			24	mA
Input clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock or clear pulse, $t_w$			20			20	ns
Setup time, $t_{su}$	Data enable		17			17	ns
	Data		17			17	
	Clear inactive state		10			10	
Hold time, $t_h$	Data enable		0			0	ns
	Data		0			0	
Operating free-air temperature, $T_A$			-55		125	0	70 °C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS173			SN74LS173			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL\text{max}}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 12 \text{ mA}, V_{IL} = 0.8 \text{ V}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}, I_{OL} = 24 \text{ mA}, V_{IL} = 0.8 \text{ V}$					0.35	0.5	
$I_{O(\text{off})}$ Off-state (high-impedance state) output current	$V_{CC} = \text{MAX}, V_{OH} = 2.7 \text{ V}, V_{IH} = 2 \text{ V}$			20			20	$\mu\text{A}$
	$V_{CC} = \text{MAX}, V_{OH} = 0.4 \text{ V}, V_{IH} = 2 \text{ V}$			-20			-20	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-30		-130	-30		-130	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		17	30		17	30	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open; clear grounded following momentary connection to 4.5 V; N, G1, G2, and all data inputs grounded; and the clock input and M at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, R_L = 667 \Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency		30	50		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear input	$C_L = 45 \text{ pF}$ , See Note 4		20	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock input			16	29	
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock input			20	30	
$t_{PZH}$ Output enable time to high level			13	21	
$t_{PZL}$ Output enable time to low level			24	36	
$t_{PHZ}$ Output disable time from high level	$C_L = 5 \text{ pF}$ , See Note 4		11	17	ns
$t_{PLZ}$ Output disable time from low level			15	23	

NOTE 4: Load circuits and voltage waveforms are shown on page 3-11.

#### DESIGN GOAL

7-252 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

BULLETIN NO. DLS 7611803, DECEMBER 1972—REVISED OCTOBER 1976

## '174, 'LS174, 'S174 ... HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 ... QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:  
Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flops.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect at the output.


These circuits are fully compatible for use with most TTL or DTL circuits.

FUNCTION TABLE  
(EACH FLIP-FLOP)


INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	$\bar{Q}$ †
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

H = high level (steady state)  
L = low level (steady state)  
X = irrelevant  
↑ = transition from low to high level  
 $Q_0$  = the level of Q before the indicated steady-state input conditions were established.  
† = '175, 'LS175, and 'S175 only

SN54174, SN54LS174, SN54S174 ... J OR W PACKAGE  
SN74174, SN74LS174, SN74S174 ... J OR N PACKAGE  
(TOP VIEW)





SN54175, SN54LS175, SN54S175 ... J OR W PACKAGE  
SN74175, SN74LS175, SN74S175 ... J OR N PACKAGE  
(TOP VIEW)




TYPES	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION PER FLIP-FLOP
'174, '175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW

**TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175,  
SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175  
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

functional block diagrams



7



 . . . dynamic input activated by transition from a high level to a low level.

**TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175,  
SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175  
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**



REVISED OCTOBER 1976

schematics of inputs and outputs



**SN54174, SN54175, SN74174, SN74175**



**SN54LS174, SN54LS175, SN74LS174, SN74LS175**



**SN54S174, SN54S175, SN74S174, SN74S175**



7

## TYPES SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54174, SN54175 Circuits	-55°C to 125°C
SN74174, SN74175 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54174, SN54175			SN74174, SN74175			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, $I_{OH}$			-800			-800	$\mu$ A		
Low-level output current, $I_{OL}$			16			16	mA		
Clock frequency, $f_{clock}$	0		25	0		25	MHz		
Width of clock or clear pulse, $t_w$			20			20	ns		
Setup time, $t_{su}$	Data input			20			ns		
	Clear inactive-state			25			ns		
Data hold time, $t_h$			5			5	ns		
Operating free-air temperature, $T_A$			-55			125	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	SN54'	-20	-57	mA
		SN74'	-18	-57	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	'174	45	65	mA
		'175	30	45	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		25	35		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 3		16	25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear			23	35	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			20	30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS174, SN54LS175 Circuits	-55°C to 125°C
SN74LS174, SN74LS175 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Clock frequency, $f_{clock}$	0	30		0	30		MHz
Width of clock or clear pulse, $t_W$	20			20			ns
Setup time, $t_{SU}$	Data input	20		20			ns
	Clear inactive-state	25		25			ns
Data hold time, $t_H$	5			5			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4	V
		$I_{OL} = 8 \text{ mA}$				0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20			20			$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	'LS174		16	26	16	26	mA
		'LS175		11	18	11	18	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		30	40		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clear (SN54LS175, SN74LS175 only)	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 4	16		25	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear		23		35	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock		20		30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock		21		30	ns

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.



## TYPES SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S174, SN54S175 Circuits	-55°C to 125°C
SN74S174, SN74S175 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54S174, SN54S175			SN74S174, SN74S175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Clock frequency, $f_{clock}$	0		75	0		75	MHz
Pulse width, $t_w$	Clock	7		7			ns
	Clear	10		10			
Setup time, $t_{su}$	Data input	5		5			ns
	Clear inactive-state	5		5			
Data hold time, $t_h$		3		3			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	SN54S'	2.5	3.4	V
		SN74S'	2.7	3.4	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 20 \text{ mA}$			0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			50	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$		-40	-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	'174	90	144	mA
		'175	60	96	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		75	110		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level $\bar{Q}$ output from clear (SN54S175, SN74S175 only)	$C_L = 15 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 3		10	15	ns
$t_{PHL}$ Propagation delay time, high-to-low-level Q output from clear			13	22	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			8	12	ns
$t_{PHL}$ Propagation time, high-to-low-level output from clock			11.5	17	ns


NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

**TYPES SN54176, SN54177, SN74176, SN74177**  
**35-MHz PRESETTABLE DECADE AND**  
**BINARY COUNTERS/LATCHES**

BULLETIN NO. DL-S 7211478, MAY 1971—REVISED DECEMBER 1972

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Guaranteed to Count at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

SN54176, SN54177 ... J OR W PACKAGE  
SN74176, SN74177 ... J OR N PACKAGE  
(TOP VIEW)



**description**

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL and DTL logic families. Typical power dissipation is 150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74176 and SN74177 circuits are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# TYPES SN54176, SN54177, SN74176, SN74177

## 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

### typical count configurations

#### SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the  $Q_A$  output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the  $Q_D$  output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output  $Q_A$  in accordance with the bi-quinary function table.
- For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the  $Q_B$ ,  $Q_C$ , and  $Q_D$  outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

#### SN54176, SN74176 FUNCTION TABLES

DECADE (BCD)  
(See Note A)

COUNT	OUTPUT			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

BI-QUINARY (5-2)  
(See Note B)

COUNT	OUTPUT			
	$Q_A$	$Q_D$	$Q_C$	$Q_B$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

H = high level, L = low level

NOTES: A. Output  $Q_A$  connected to clock-2 input.  
B. Output  $Q_D$  connected to clock-1 input.

#### SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output  $Q_A$  must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$  outputs as shown in the function table at right.
- When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the  $Q_B$ ,  $Q_C$ , and  $Q_D$  outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

#### SN54177, SN74177 FUNCTION TABLE (See Note A)

COUNT	OUTPUT			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H = high level, L = low level


NOTE A: Output  $Q_A$  connected to clock-2 input.

7


**TYPES SN54176, SN54177, SN74176, SN74177**  
**35-MHz PRESETTABLE DECADE AND**  
**BINARY COUNTERS/LATCHES**

functional block diagrams

SN54177, SN74177



SN54176, SN74176




... dynamic input activated by transition from a high level to a low level

# TYPES SN54176, SN54177, SN74176, SN74177

## 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54176, SN54177 Circuits	-55°C to 125°C
SN74176, SN74177 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

### 7 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	SN54'	4.5	5	5.5	V
	SN74'	4.75	5	5.25	
High-level output current, $I_{OH}$				-800	$\mu\text{A}$
Low-level output current, $I_{OL}$				16	mA
Count frequency (see Figure 1)	Clock-1 input	0		35	MHz
	Clock-2 input	0		17.5	
Pulse width, $t_w$ (see Figure 1)	Clock-1 input		14		ns
	Clock-2 input		28		
	Clear		20		
	Load		25		
Input hold time, $t_h$ (see Figure 1)	High-level data	$t_w(\text{load})$			ns
	Low-level data	$t_w(\text{load})$			
Input setup time, $t_{SU}$ (see Figure 1)	High-level data		15		ns
	Low-level data		20		
Count enable time, $t_{enable}$ (see Note 3 and Figure 1)			25		ns
Operating free-air temperature, $T_A$	SN54'	-55		125	°C
	SN74'	0		70	

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

## TYPES SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54176, SN74176			SN54177, SN74177			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage		0.8			0.8			V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.5			-1.5			V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA¶	0.2	0.4		0.2	0.4		V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA
I <sub>IH</sub> High-level input current	Data, count/load	40			40			μA
	Clear, clock 1	80			80			
	Clock 2	120			80			
I <sub>IL</sub> Low-level input current	Data, count/load	-1.6			-1.6			mA
	Clear	-3.2			-3.2			
	Clock 1	-4.8			-4.8			
	Clock 2	-4.8			-3.2			
i <sub>OS</sub> Short-circuit output current §	V <sub>CC</sub> = MAX	SN54' -20 -57		SN74' -20 -57				mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 4	30 48		30 48				mA

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

¶ Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 16 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

§ Not more than one output should be shorted at a time.

switching characteristics, V<sub>CC</sub> = 5 V, R<sub>L</sub> = 400 Ω, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C, see figure 1

PARAMETER◇	FROM (INPUT)	TO (OUTPUT)	SN54176, SN74176			SN54177, SN74177			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	35	50		35	50		MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>	8	13		8	13		ns
t <sub>PHL</sub>			11	17		11	17		
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>	11	17		11	17		ns
t <sub>PHL</sub>			17	26		17	26		
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>	27	41		27	41		ns
t <sub>PHL</sub>			34	51		34	51		
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>	13	20		44	66		ns
t <sub>PHL</sub>			17	26		50	75		
t <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	19	29		19	29		ns
t <sub>PHL</sub>			31	46		31	46		
t <sub>PLH</sub>	Load	Any	29	43		29	43		ns
t <sub>PHL</sub>			32	48		32	48		
t <sub>PHL</sub>	Clear	Any	32	48		32	48		ns


◇ f<sub>max</sub> ≡ maximum count frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

**TYPES SN54176, SN54177, SN74176, SN74177  
35-MHz PRESETTABLE DECADE AND  
BINARY COUNTERS/LATCHES**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 1$  MHz, duty cycle  $\leq 50\%$ ,  $t_r < 5$  ns, and unless specified,  $t_f < 5$  ns. When testing  $t_{max}$ , vary PRR.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. Unless otherwise specified,  $Q_A$  is connected to clock 2.

TTL  
MSI

## TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

BULLETIN NO. DL-S 7211846, DECEMBER 1972

- Typical Maximum Clock Frequency . . . 39 MHz
- Three Operating Modes:  
Synchronous Parallel Load  
Right Shift  
Hold (Do Nothing)
- Negative-Edge-Triggered Clocking
- D-C Coupling Simplifies System Designs

### description


These shift registers utilize fully d-c coupled storage elements and feature synchronous parallel inputs and parallel outputs. The SN54179/SN74179 has a direct clear line and complementary output from the D flip-flop, thereby differing from the SN54178/SN74178.

Parallel loading is accomplished by taking the shift input low, applying the four bits of data, and taking the load input high. The data is loaded into the associated flip-flop synchronously and appears at the outputs after a high-to-low transition of the clock. During loading, serial data flow is inhibited.

Shift right is also accomplished on the falling edge of the clock pulse when the shift input is high regardless of the level of the load input. Serial data for this mode is entered at the serial data input.


When both the shift and load inputs are low, clocking of the register can continue; however, data appearing at each output is fed back to the flip-flop input creating a mode in which the data is held unchanged. Thus, the system clock may be left free-running without changing the contents of the register.

SN54178 . . . J OR W PACKAGE  
SN74178 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54179 . . . J OR W PACKAGE  
SN74179 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

7

'178, '179†  
FUNCTION TABLE

INPUTS					OUTPUTS								
CLEAR†	SHIFT	LOAD	CLOCK	SERIAL	PARALLEL				QA	QB	Qc	QD	QD†
					A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	X	X	H	X	X	X	X	X	QA0	QB0	QC0	QD0	QD0
H	L	L	↓	X	X	X	X	X	QA0	QB0	QC0	QD0	QD0
H	L	H	↓	X	a	b	c	d	a	b	c	d	d̄
H	H	X	↓	H	X	X	X	X	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QC <sub>n</sub>
H	H	X	↓	L	X	X	X	X	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QC <sub>n</sub>

† The columns for clear, Q<sub>D</sub>, and the top line of the table apply for the '179 only.

H = high level (steady state), L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high to low level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.


QA<sub>n</sub>, QB<sub>n</sub>, QC<sub>n</sub> = the level of QA, QB, or QC, respectively, before the most-recent ↓ transition of the clock.



# TYPES SN54178, SN54179, SN74178, SN74179

## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



functional block diagram



7

⏏ . . . Denotes input activated by a transition from a high level to a low level.

schematics of inputs and outputs



## TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54178, SN54179 Circuits	-55°C to 125°C
SN74178, SN74179 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54178, SN54179			SN74178, SN74179			UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, $I_{OH}$			-800			-800	$\mu$ A		
Low-level output current, $I_{OL}$			16			16	mA		
Clock frequency, $f_{clock}$	0		25	0		25	MHz		
Width of clock or clear pulse, $t_w$ (see Figure 1)			20			20	ns		
Setup time, $t_{su}$ (see Figure 1)	Shift (H or L) or load			35			ns		
	Data			30					
	Clear-inactive-state (SN54179 and SN74179)			15					
Hold time at any input, $t_h$			5			5	ns		
Operating free-air temperature, $T_A$			-55			125	0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54178, SN54179			SN74178, SN74179			UNIT		
		MIN	TYP‡	MAX	MIN	TYP‡	MAX			
$V_{IH}$ High-level input voltage		2			2			V		
$V_{IL}$ Low-level input voltage		0.8			0.8			V		
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			-1.5			V		
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V		
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA		
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			40			$\mu$ A		
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6			-1.6			mA		
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA		
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	46			70			46	75	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured as follows:

- a) 4.5 V is applied to serial inputs, load, shift, and clear,
- b) Parallel inputs A through D are grounded,
- c) 4.5 V is momentarily applied to clock which is then grounded.

# TYPES SN54178, SN54179, SN74178, SN74179



## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\max}$				25	39		MHz
$t_{PLH}$	Clear	$\overline{Q}_D$	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1		15	23	ns
$t_{PHL}$		$Q_A, Q_B, Q_C, Q_D$			24	36	
$t_{PLH}$	Clock	Any output			17	26	ns
$t_{PHL}$					23	35	

<sup>†</sup> $f_{\max}$  ≡ Maximum clock frequency  
 $t_{PHL}$  ≡ Propagation delay time, high-to-low-level output  
 $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_{TLH} \leq 10\text{ ns}$ ,  $t_{THL} \leq 10\text{ ns}$ ,  $PRR \leq 1\text{ MHz}$ ,  $Z_{out} \approx 50\ \Omega$ .
- B. Data input and Q output are any related pair. Serial and other data inputs are at GND. Serial data input is tested in conjunction with  $Q_A$  output in the shift mode.
- C.  $C_L$  includes probe and jig capacitance.
- D. All diodes are 1N3064.

FIGURE 1—SWITCHING TIMES

TTL  
MSI

## TYPES SN54180, SN74180 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS


BULLETIN NO. DL-S 7211814, DECEMBER 1972

logic

SN54180 . . . J OR W PACKAGE  
SN74180 . . . J OR N PACKAGE  
(TOP VIEW)

Σ OF H's AT A THRU H	INPUTS		OUTPUTS	
	EVEN	ODD	Σ EVEN	Σ ODD
EVEN	H	L	H	L
ODD	H	L	L	H
EVEN	L	H	L	H
ODD	L	H	H	L
X	H	H	L	L
X	L	L	H	H

H = high level, L = low level, X = irrelevant



### description

These universal, monolithic, 9-bit (8 data bits plus 1 parity bit) parity generators/checkers, utilize familiar Series 54/74 TTL circuitry and feature odd/even outputs and control inputs to facilitate operation in either odd- or even-parity applications. Depending on whether even or odd parity is being generated or checked, the even or odd inputs can be utilized as the parity or 9th-bit input. The word-length capability is easily expanded by cascading.

The SN54180/SN74180 are fully compatible with other TTL or DTL circuits. Input buffers are provided so that each data input represents only one normalized series 54/74 load. A full fan-out to 10 normalized series 54/74 loads is available from each of the outputs at a low logic level. A fan-out to 20 normalized loads is provided at a high logic level to facilitate the connection of unused inputs to used inputs. Typical power dissipation is 170 mW.

The SN54180 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; and the SN74180 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

7

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54180 Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74180 Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54180			SN74180			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu\text{A}$
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}\text{C}$

# TYPES SN54180, SN74180

## 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54180			SN74180			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage				0.8			0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.3		2.4	3.3		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub> High-level input current	Any data input			40			40	μA
	Even or odd input			80			80	
I <sub>IL</sub> Low-level input current	Any data input			-1.6			-1.6	mA
	Even or odd input			-3.2			-3.2	
I <sub>OS</sub> Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	-20		-55	-18		-55	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 2		34	49		34	56	mA

NOTE 2: I<sub>CC</sub> is measured with even and odd inputs at 4.5 V, all other inputs and outputs open.

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C




PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Data	Σ Even	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, Odd input grounded, See Note 3		40	60	ns	
t <sub>PHL</sub>				45	68			
t <sub>PLH</sub>	Data	Σ Odd			32	48	ns	
t <sub>PHL</sub>				25	38			
t <sub>PLH</sub>	Data	Σ Even		C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, Even input grounded, See Note 3		32	48	ns
t <sub>PHL</sub>					25	38		
t <sub>PLH</sub>	Data	Σ Odd			40	60	ns	
t <sub>PHL</sub>			45		68			
t <sub>PLH</sub>	Even or Odd	Σ Even or Σ Odd	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 3			13	20	ns
t <sub>PHL</sub>					7	10		

NOTE 3: Load circuits and waveforms are shown on page 3-10.

<sup>¶</sup>t<sub>PLH</sub> ≡ Propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ Propagation delay time, high-to-low-level output

functional block diagram and schematics of inputs and outputs




TTL  
MSI

**TYPES SN54181, SN54LS181, SN54S181,  
SN74181, SN74LS181, SN74S181**  
**ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

BULLETIN NO. DL-S 7611831, DECEMBER 1972 — REVISED OCTOBER 1976

- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:  
Addition  
Subtraction  
Shift Operand A One Position  
Magnitude Comparison  
Plus Twelve Other Arithmetic Operations
- Logic Function Modes:  
Exclusive-OR  
Comparator  
AND, NAND, OR, NOR  
Plus Ten Other Logic Operations

SN54181, SN54LS181, SN54S181 . . . J OR W PACKAGE  
SN74181, SN74LS181, SN74S181 . . . J OR N PACKAGE  
(TOP VIEW)



TYPICAL ADDITION TIMES

NUMBER OF BITS	ADDITION TIMES			PACKAGE COUNT		CARRY METHOD BETWEEN ALU's
	USING '181 AND '182	USING 'LS181 AND '182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	
1 to 4	24 ns	24 ns	11 ns	1		NONE
5 to 8	36 ns	40 ns	18 ns	2		RIPPLE
9 to 16	36 ns	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	60 ns	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

description

The '181, 'LS181, and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54182, SN54S182, SN74182, or SN74S182, full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading '182 or 'S182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the '182 and 'S182.

If high speed is not of importance, a ripple-carry input (C<sub>n</sub>) and a ripple-carry output (C<sub>n+4</sub>) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

**TYPES SN54181, SN54LS181, SN54S181,  
SN74181, SN74LS181, SN74S181  
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

**description (continued)**

The '181, 'LS181, and 'S181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	$\overline{A_0}$	$\overline{B_0}$	$\overline{A_1}$	$\overline{B_1}$	$\overline{A_2}$	$\overline{B_2}$	$\overline{A_3}$	$\overline{B_3}$	$\overline{F_0}$	$\overline{F_1}$	$\overline{F_2}$	$\overline{F_3}$	$\overline{C_n}$	$\overline{C_{n+4}}$	$\overline{P}$	$\overline{G}$
Active-high data (Table 2)	A <sub>0</sub>	B <sub>0</sub>	A <sub>1</sub>	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	A <sub>3</sub>	B <sub>3</sub>	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	C <sub>n</sub>	C <sub>n+4</sub>	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is  $A-B-1$ , which requires an end-around or forced carry to provide  $A-B$ .

The '181, 'LS181, or 'S181 can also be utilized as a comparator. The  $A = B$  output is internally decoded from the function outputs ( $F_0, F_1, F_2, F_3$ ) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ( $A = B$ ). The ALU should be in the subtract mode with  $C_n = H$  when performing this comparison. The  $A = B$  output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs  $S_3, S_2, S_1, S_0$  at L, H, H, L, respectively.

INPUT $C_n$	OUTPUT $C_{n+4}$	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs ( $S_0, S_1, S_2, S_3$ ) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ ; Series 74, 74LS, and 74S devices are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

**signal designations**

The '181, 'LS181, and 'S181 together with the '182 and 'S182 can be used with the signal designations of either Figure 1 or Figure 2. The inversion indicators ( $\overline{\phantom{A}}$ ) and the bars over the terminal letter symbols (e.g.,  $\overline{C}$ ) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at  $\overline{C}$  means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2.

# TYPES SN54181, SN54LS181, SN54S181, SN74181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

signal designations (continued)




FIGURE 1  
(Use with Table 1)




FIGURE 2  
(Use with Table 2)

TABLE 1

SELECTION S3 S2 S1 S0	ACTIVE-LOW DATA		
	M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
		C <sub>n</sub> = L (no carry)	C <sub>n</sub> = H (with carry)
L L L L	F = $\bar{A}$	F = A MINUS 1	F = A
L L L H	F = $\bar{A}\bar{B}$	F = AB MINUS 1	F = AB
L L H L	F = $\bar{A} + \bar{B}$	F = $\bar{A}\bar{B}$ MINUS 1	F = $\bar{A}\bar{B}$
L L H H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L H L L	F = $\bar{A} + \bar{B}$	F = A PLUS (A + $\bar{B}$ )	F = A PLUS (A + $\bar{B}$ ) PLUS 1
L H L H	F = $\bar{B}$	F = AB PLUS (A + $\bar{B}$ )	F = AB PLUS (A + $\bar{B}$ ) PLUS 1
L H H L	F = A $\odot$ B	F = A MINUS B MINUS 1	F = A MINUS B
L H H H	F = A + $\bar{B}$	F = A + $\bar{B}$	F = (A + $\bar{B}$ ) PLUS 1
H L L L	F = $\bar{A}\bar{B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H L L H	F = A $\odot$ B	F = A PLUS B	F = A PLUS B PLUS 1
H L H L	F = B	F = $\bar{A}\bar{B}$ PLUS (A + B)	F = $\bar{A}\bar{B}$ PLUS (A + B) PLUS 1
H L H H	F = A + B	F = (A + B)	F = (A + B) PLUS 1
H H L L	F = 0	F = A PLUS A*	F = A PLUS A PLUS 1
H H L H	F = $\bar{A}\bar{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1
H H H L	F = AB	F = $\bar{A}\bar{B}$ PLUS A	F = $\bar{A}\bar{B}$ PLUS A PLUS 1
H H H H	F = A	F = A	F = A PLUS 1

\* Each bit is shifted to the next more significant position.

TABLE 2

SELECTION S3 S2 S1 S0	ACTIVE-HIGH DATA		
	M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
		C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L L L L	F = $\bar{A}$	F = A	F = A PLUS 1
L L L H	F = $\bar{A} + \bar{B}$	F = A + B	F = (A + B) PLUS 1
L L H L	F = $\bar{A}\bar{B}$	F = A + $\bar{B}$	F = (A + $\bar{B}$ ) PLUS 1
L L H H	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L H L L	F = $\bar{A}\bar{B}$	F = A PLUS $\bar{A}\bar{B}$	F = A PLUS $\bar{A}\bar{B}$ PLUS 1
L H L H	F = $\bar{B}$	F = (A + B) PLUS $\bar{A}\bar{B}$	F = (A + B) PLUS $\bar{A}\bar{B}$ PLUS 1
L H H L	F = A $\odot$ B	F = A MINUS B MINUS 1	F = A MINUS B
L H H H	F = $\bar{A}\bar{B}$	F = $\bar{A}\bar{B}$ MINUS 1	F = $\bar{A}\bar{B}$
H L L L	F = $\bar{A} + \bar{B}$	F = A PLUS AB	F = A PLUS AB PLUS 1
H L L H	F = A $\odot$ B	F = A PLUS B	F = A PLUS B PLUS 1
H L H L	F = B	F = (A + $\bar{B}$ ) PLUS AB	F = (A + $\bar{B}$ ) PLUS AB PLUS 1
H L H H	F = AB	F = AB MINUS 1	F = AB
H H L L	F = 1	F = A PLUS A*	F = A PLUS A PLUS 1
H H L H	F = A + $\bar{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H H H L	F = A + B	F = (A + $\bar{B}$ ) PLUS A	F = (A + $\bar{B}$ ) PLUS A PLUS 1
H H H H	F = A	F = A MINUS 1	F = A



# TYPES SN54181, SN74181

## ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54181	-55°C to 125°C
SN74181	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\bar{A}$  input in conjunction with inputs S2 or S3, and to each  $\bar{B}$  input in conjunction with inputs S0 or S3.

### recommended operating conditions

	SN54181			SN74181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$ (All outputs except A = B)			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54181			SN74181			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8				V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage, any output except A = B	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$I_{OH}$ High-level output current, A = B output only	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$			250			250	$\mu$ A
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	Mode input			40			40	$\mu$ A
	Any $\bar{A}$ or $\bar{B}$ input			120			120	
	Any S input			160			160	
	Carry input			200			200	
$I_{IL}$ Low-level input current	Mode input			-1.6			-1.6	mA
	Any $\bar{A}$ or $\bar{B}$ input			-4.8			-4.8	
	Any S input			-6.4			-6.4	
	Carry input			-8			-8	
$I_{OS}$ Short-circuit output current, any output except A = B §	$V_{CC} = \text{MAX}$	-20		-55	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ Condition A		88	127		88	140	mA
	See Note 3 Condition B		94	135		94	150	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3: With outputs open,  $I_{CC}$  is measured for the following conditions:

- A. S0 through S3, M, and  $\bar{A}$  inputs are at 4.5 V, all other inputs are grounded.
- B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

7

## TYPES SN54181, SN74181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  ( $C_L = 15\text{ pF}$ ,  $R_L = 400\ \Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_n$	$C_{n+4}$			12	18	ns
$t_{PHL}$					13	19	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		28	43	ns
$t_{PHL}$					27	41	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		35	50	ns
$t_{PHL}$					33	50	
$t_{PLH}$	$C_n$	Any $\bar{F}$	$M = 0\text{ V}$ (SUM or DIFF mode)		13	19	ns
$t_{PHL}$					12	18	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		13	19	ns
$t_{PHL}$					13	19	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		17	25	ns
$t_{PHL}$					17	25	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		13	19	ns
$t_{PHL}$					17	25	
$t_{PLH}$	Any $A$ or $B$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		17	25	ns
$t_{PHL}$					17	25	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		28	42	ns
$t_{PHL}$					21	32	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		32	48	ns
$t_{PHL}$					23	34	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 4.5\text{ V}$ (logic mode)		32	48	ns
$t_{PHL}$					23	34	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$A = B$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		35	50	ns
$t_{PHL}$					32	48	

†  $t_{PLH}$  = propagation delay time, low-to-high-level output

†  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

### schematics of inputs and outputs



## TYPES SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54LS181	-55°C to 125°C
SN74LS181	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\bar{A}$  input in conjunction with inputs S2 or S3, and to each  $\bar{B}$  input in conjunction with inputs S0 or S3.

### recommended operating conditions

	SN54LS181			SN74LS181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$ (All outputs except A = B)	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55	125		0	70		°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS181			SN74LS181			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage, any output except A = B	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4	V	
$I_{OH}$ High-level output current, A = B output only	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$	100			100			$\mu$ A
$V_{OL}$ Low-level output voltage	All outputs	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$	0.25	0.4	0.25	0.4	V
	Output $\bar{G}$		$I_{OL} = 8 \text{ mA}$			0.35	0.5	
	Output P		$I_{OL} = 16 \text{ mA}$	0.47	0.7	0.47	0.7	
			$I_{OL} = 8 \text{ mA}$	0.35	0.6	0.35	0.5	
$I_I$ Input current at max. input voltage	Mode input	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		0.1		0.1	mA	
	Any $\bar{A}$ or $\bar{B}$ input			0.3		0.3		
	Any S input			0.4		0.4		
	Carry input			0.5		0.5		
$I_{IH}$ High-level input current	Mode input	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20		20	$\mu$ A	
	Any $\bar{A}$ or $\bar{B}$ input			60		60		
	Any S input			80		80		
	Carry input			100		100		
$I_{IL}$ Low-level input current	Mode input	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4		-0.4	mA	
	Any $\bar{A}$ or $\bar{B}$ input			-1.2		-1.2		
	Any S input			-1.6		-1.6		
	Carry input			-2		-2		
$I_{OS}$ Short-circuit output current, any output except A = B <sup>§</sup>	$V_{CC} = \text{MAX}$	-6	-40	-5	-42	mA		
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 3	Condition A	20	32	20	34	mA	
		Condition B	21	35	21	37		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 3: With outputs open,  $I_{CC}$  is measured for the following conditions:

- A. S0 through S3, M, and  $\bar{A}$  inputs are at 4.5 V, all other inputs are grounded.
- B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

# TYPES SN54LS181, SN74LS181

## ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

REVISED OCTOBER 1976

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , ( $C_L = 15\text{ pF}$ ,  $R_L = 2\text{ k}\Omega$ , see note 4)


PARAMETER †	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_n$	$C_{n+4}$			18	27	ns
$t_{PHL}$					13	20	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		25	38	ns
$t_{PHL}$					25	38	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		27	41	ns
$t_{PHL}$					27	41	
$t_{PLH}$	$C_n$	Any $\bar{F}$	$M = 0\text{ V}$ (SUM or DIFF mode)		17	26	ns
$t_{PHL}$					13	20	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		19	29	ns
$t_{PHL}$					15	23	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		21	32	ns
$t_{PHL}$					21	32	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		20	30	ns
$t_{PHL}$					20	30	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		20	30	ns
$t_{PHL}$					22	33	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		21	32	ns
$t_{PHL}$					13	20	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		21	32	ns
$t_{PHL}$					21	32	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 4.5\text{ V}$ (logic mode)		22	33	ns
$t_{PHL}$					26	38	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$A = B$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		33	50	ns
$t_{PHL}$					41	62	

†  $t_{PLH}$  = propagation delay time, low-to-high-level output

†  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

### schematics of inputs and outputs



7

# TYPES SN54S181, SN74S181

## ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature: SN54S181	-55°C to 125°C
SN74S181	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each  $\bar{A}$  input in conjunction with inputs S2 or S3, and to each  $\bar{B}$  input in conjunction with inputs S0 or S3.

### recommended operating conditions

	SN54S181			SN74S181			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$ (All outputs except A = B)			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S181			SN74S181			UNIT		
		MIN	TYP‡	MAX	MIN	TYP‡	MAX			
$V_{IH}$ High-level input voltage		2			2			V		
$V_{IL}$ Low-level input voltage				0.8			0.8	V		
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V		
$V_{OH}$ High-level output voltage, any output except A = B	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V		
$I_{OH}$ High-level output current, A = B output only	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$			250			250	μA		
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA		
$I_{IH}$ High-level input current	Mode input			50			50	μA		
	Any $\bar{A}$ or $\bar{B}$ input	$V_{CC} = \text{MAX}, V_I = 2.5 \text{ V}$		150			150			
	Any S input			200			200			
	Carry input			250			250			
$I_{IL}$ Low-level input current	Mode input		$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$		-2			-2	mA	
	Any $\bar{A}$ or $\bar{B}$ input			-6			-6			
	Any S input			-8			-8			
	Carry input			-10			-10			
$I_{OS}$ Short-circuit output current, any output except A = B§	$V_{CC} = \text{MAX}$			-40		-100	-40		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, T_A = 125^\circ\text{C},$ See Note 3	W package only		195						mA
	$V_{CC} = \text{MAX},$ See Note 3	All packages		120	220		120	220		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured for the following conditions (the typical and maximum values apply to both):

- A. S0 through S3, M, and  $\bar{A}$  inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.
- B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.

7

## TYPES SN54S181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$  ( $C_L = 15\text{ pF}$ ,  $R_L = 280\ \Omega$ , see note 4)


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_n$	$C_{n+4}$			7	10.5	ns
$t_{PHL}$					7	10.5	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		12.5	18.5	ns
$t_{PHL}$					12.5	18.5	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$C_{n+4}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		15.5	23	ns
$t_{PHL}$					15.5	23	
$t_{PLH}$	$C_n$	Any $\bar{F}$	$M = 0\text{ V}$ (SUM or DIFF mode)		7	12	ns
$t_{PHL}$					7	12	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		8	12	ns
$t_{PHL}$					7.5	12	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{G}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		10.5	15	ns
$t_{PHL}$					10.5	15	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		7.5	12	ns
$t_{PHL}$					7.5	12	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$\bar{P}$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		10.5	15	ns
$t_{PHL}$					10.5	15	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 4.5\text{ V}$ , $S_1 = S_2 = 0\text{ V}$ (SUM mode)		11	16.5	ns
$t_{PHL}$					11	16.5	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		14	20	ns
$t_{PHL}$					14	22	
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$	$M = 4.5\text{ V}$ (logic mode)		14	20	ns
$t_{PHL}$					14	22	
$t_{PLH}$	Any $\bar{A}$ or $\bar{B}$	$A = B$	$M = 0\text{ V}$ , $S_0 = S_3 = 0\text{ V}$ , $S_1 = S_2 = 4.5\text{ V}$ (DIFF mode)		15	23	ns
$t_{PHL}$					20	30	

†  $t_{PLH}$  = propagation delay time, low-to-high-level output

†  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.


### schematics of inputs and outputs



7

**TYPES SN54181, SN54LS181, SN54S181, SN74181, SN74LS181, SN74S181  
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

functional block diagram



7

# TYPES SN54181, SN54LS181, SN54S181, SN74181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

## PARAMETER MEASUREMENT INFORMATION

### SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
$t_{PLH}$	$\bar{A}_i$	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$	$C_n$	None	None	All $\bar{A}$	All $\bar{B}$	Any $\bar{F}$ or $C_{n+4}$	In-Phase
$t_{PHL}$	$C_n$	None	None	All $\bar{A}$	All $\bar{B}$	Any $\bar{F}$ or $C_{n+4}$	In-Phase
$t_{PLH}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PLH}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase

### DIFF MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
$t_{PLH}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	In-Phase
$t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PLH}$	$\bar{A}_i$	None	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	Out-of-Phase
$t_{PLH}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	Out-of-Phase
$t_{PLH}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	A = B	In-Phase
$t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	A = B	In-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	A = B	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	A = B	Out-of-Phase
$t_{PLH}$	$C_n$	None	None	All $\bar{A}$ and $\bar{B}$	None	$C_{n+4}$ or any $\bar{F}$	In-Phase
$t_{PHL}$	$C_n$	None	None	All $\bar{A}$ and $\bar{B}$	None	$C_{n+4}$ or any $\bar{F}$	In-Phase
$t_{PLH}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ , $\bar{B}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ , $\bar{B}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PLH}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ , $\bar{B}$ , $C_n$	$C_{n+4}$	In-Phase
$t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ , $\bar{B}$ , $C_n$	$C_{n+4}$	In-Phase

### LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (See Note 4)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
$t_{PLH}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PLH}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase

NOTE 4: Load circuit and voltage waveforms are shown on pages 3-10 and 3-11.



TTL  
MSI

## TYPES SN54182, SN54S182, SN74182, SN74S182 LOOK-AHEAD CARRY GENERATORS

BULLETIN NO. DL-S 7611823, DECEMBER 1972—REVISED OCTOBER 1976


- Directly Compatible for Use With:  
SN54181/SN74181, SN54LS181/SN74LS181,  
SN54S281/SN74S281, SN54S381, SN74S381,  
SN54S481/SN74S481

SN54182, SN54S182 . . . J OR W PACKAGE  
SN74182, SN74S182 . . . J OR N PACKAGE  
(TOP VIEW)

PIN DESIGNATIONS

ALTERNATIVE	DESIGNATIONS†	PIN NOS.	FUNCTION
$\bar{G}0, \bar{G}1, \bar{G}2, \bar{G}3$	G0, G1, G2, G3	3, 1, 14, 5	CARRY GENERATE INPUTS
$\bar{P}0, \bar{P}1, \bar{P}2, \bar{P}3$	P0, P1, P2, P3	4, 2, 15, 6	CARRY PROPAGATE INPUTS
$C_n$	$\bar{C}_n$	13	CARRY INPUT
$C_{n+x}, C_{n+y}, C_{n+z}$	$\bar{C}_{n+x}, \bar{C}_{n+y}, \bar{C}_{n+z}$	12, 11, 9	CARRY OUTPUTS
$\bar{G}$	Y	10	CARRY GENERATE OUTPUT
$\bar{P}$	X	7	CARRY PROPAGATE OUTPUT
	VCC	16	SUPPLY VOLTAGE
	GND	8	GROUND

† Interpretations are illustrated on page 7-273



### description

The SN54182, SN54S182, SN74182, and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with the '181, 'LS181, or 'S181 arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each '182 or 'S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading '182 or 'S182 circuits to perform multi-level look-ahead is illustrated under typical application data.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the '181, 'LS181, and 'S181 data sheet are also applicable to and compatible with the look-ahead generator. Logic equations for the '182 and 'S182 are:

$$\begin{aligned}
 C_{n+x} &= G0 + P0 C_n & \bar{C}_{n+x} &= \bar{Y0} (X0 + C_n) \\
 C_{n+y} &= G1 + P1 G0 + P1 P0 C_n & C_{n+y} &= Y1 [X1 + Y0 (X0 + C_n)] \\
 C_{n+z} &= G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 C_n & \bar{C}_{n+z} &= Y2 \{ X2 + Y1 [X1 + Y0 (X0 + C_n)] \} \\
 \bar{G} &= \bar{G}3 + P3 \bar{G}2 + P3 P2 \bar{G}1 + P3 P2 P1 \bar{G}0 & Y &= Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0) \\
 \bar{P} &= \bar{P}3 P2 P1 P0 & X &= X3 + X2 + X1 + X0
 \end{aligned}$$

### logic

FUNCTION TABLE FOR  $\bar{G}$  OUTPUT

INPUTS						OUTPUT	
$\bar{G}3$	$\bar{G}2$	$\bar{G}1$	$\bar{G}0$	$\bar{P}3$	$\bar{P}2$	$\bar{P}1$	$\bar{G}$
L	X	X	X	X	X	X	L
X	L	X	X	L	X	X	L
X	X	L	X	L	L	X	L
X	X	X	L	L	L	L	L
All other combinations							H

FUNCTION TABLE FOR  $\bar{P}$  OUTPUT

INPUTS				OUTPUT
$\bar{P}3$	$\bar{P}2$	$\bar{P}1$	$\bar{P}0$	$\bar{P}$
L	L	L	L	L
All other combinations				H

H = high level, L = low level, X = irrelevant  
Any inputs not shown in a given table are irrelevant with respect to that output.

## TYPES SN54182, SN54S182, SN74182, SN74S182 LOOK-AHEAD CARRY GENERATORS

logic

functional block diagram

FUNCTION TABLE  
FOR  $C_{n+x}$  OUTPUT

INPUTS			OUTPUT
$\bar{G}_0$	$\bar{P}_0$	$C_n$	$C_{n+x}$
L	X	X	H
X	L	H	H
All other combinations			L


FUNCTION TABLE  
FOR  $C_{n+y}$  OUTPUT

INPUTS					OUTPUT
$\bar{G}_1$	$\bar{G}_0$	$\bar{P}_1$	$\bar{P}_0$	$C_n$	$C_{n+y}$
L	X	X	X	X	H
X	L	L	X	X	H
X	X	L	L	H	H
All other combinations					L

FUNCTION TABLE FOR  $C_{n+z}$  OUTPUT

INPUTS							OUTPUT
$\bar{G}_2$	$\bar{G}_1$	$\bar{G}_0$	$\bar{P}_2$	$\bar{P}_1$	$\bar{P}_0$	$C_n$	$C_{n+z}$
L	X	X	X	X	X	X	H
X	L	X	L	X	X	X	H
X	X	L	L	L	X	X	H
X	X	X	L	L	L	H	H
All other combinations							L

H = high level, L = low level, X = irrelevant  
Any inputs not shown in a given table are irrelevant with respect to that output.



7

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54', SN54S' Circuits	-55°C to 125°C
SN74', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter input transistor. For these circuits, this rating applies to each  $\bar{G}$  input in conjunction with any other  $\bar{G}$  input or in conjunction with any  $\bar{P}$  input.

## TYPES SN54182, SN74182 LOOK-AHEAD CARRY GENERATORS

### recommended operating conditions

	SN54182			SN74182			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54182			SN74182			UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$	High-level input voltage		2			2			V	
$V_{IL}$	Low-level input voltage				0.8			0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$	High-level input current	$C_n$ input			80			80	$\mu$ A	
		$\overline{P}3$ input			120			120		
		$\overline{P}2$ input			160			160		
		$\overline{P}0, \overline{P}1, \text{ or } \overline{G}3$ input	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			200				200
		$\overline{G}0$ or $\overline{G}2$ input				360				360
		$\overline{G}1$ input				400				400
$I_{IL}$	Low-level input current	$C_n$ input			-3.2			-3.2	mA	
		$\overline{P}3$ input			-4.8			-4.8		
		$\overline{P}2$ input			-6.4			-6.4		
		$\overline{P}0, \overline{P}1, \text{ or } \overline{G}3$ input	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-8				-8
		$\overline{G}0$ or $\overline{G}2$ input				-14.4				-14.4
		$\overline{G}1$ input				-16				-16
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	-40		-100	mA	
$I_{CCH}$	Supply current, all outputs high	$V_{CC} = 5 \text{ V}$ , See Note 3		27			27		mA	
$I_{CCL}$	Supply current, all outputs low	$V_{CC} = \text{MAX}$ , See Note 4	45	65		45	72		mA	

7

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTES: 3.  $I_{CCH}$  is measured with all outputs open, inputs  $\overline{P}3$  and  $\overline{G}3$  at 4.5 V, and all other inputs grounded.

4.  $I_{CCL}$  is measured with all outputs open; inputs  $\overline{G}0, \overline{G}1, \text{ and } \overline{G}2$  at 4.5 V; and all other inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 400 \Omega$ ,		11	17	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Note 5		15	22	ns

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54S182, SN74S182 LOOK-AHEAD CARRY GENERATORS

### recommended operating conditions

	SN54S182			SN74S182			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54S182			SN74S182			UNIT	
			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$	High-level input voltage		2			2			V	
$V_{IL}$	Low-level input voltage				0.8			0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$	High-level input current	$C_n$ input			50			50	$\mu\text{A}$	
		$\bar{P}3$ input			100			100		
		$\bar{P}2$ input			150			150		
		$\bar{P}0, \bar{P}1, \text{ or } \bar{G}3$ input			200			200		
		$\bar{G}0$ or $\bar{G}2$ input			350			350		
		$\bar{G}1$ input			400			400		
$I_{IL}$	Low-level input current	$C_n$ input			-2			-2	mA	
		$\bar{P}3$ input			-4			-4		
		$\bar{P}2$ input			-6			-6		
		$\bar{P}0, \bar{P}1, \text{ or } \bar{G}3$ input			-8			-8		
		$\bar{G}0$ or $\bar{G}2$ input			-14			-14		
		$\bar{G}1$ input			-16			-16		
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-40		-100	-40		-100	mA	
$I_{CCH}$	Supply current, all outputs high	$V_{CC} = 5 \text{ V}$ , See Note 3			35			35	mA	
$I_{CCL}$	Supply current, all outputs low	$V_{CC} = \text{MAX}$ , See Note 4			69			99	109	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTES: 3.  $I_{CCH}$  is measured with all outputs open, inputs  $\bar{P}3$  and  $\bar{G}3$  at 4.5 V, and all other inputs grounded.

4.  $I_{CCL}$  is measured with all outputs open; inputs  $\bar{G}0, \bar{G}1$ , and  $\bar{G}2$  at 4.5 V; and all other inputs grounded.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$\bar{G}0, \bar{G}1, \bar{G}2, \bar{G}3$	$C_{n+x}, C_{n+y}$	$R_L = 280 \Omega, C_L = 15 \text{ pF}$ , See Note 5		4.5	7	ns
$t_{PHL}$	$P0, P1, P2, \text{ or } P3$	$C_{n+z}$			4.5	7	
$t_{PLH}$	$\bar{G}0, \bar{G}1, \bar{G}2, \bar{G}3$	$\bar{G}$			5	7.5	ns
$t_{PHL}$	$P1, P2, \text{ or } P3$	$\bar{P}$			7	10.5	
$t_{PLH}$	$\bar{P}0, \bar{P}1, \bar{P}2, \text{ or } \bar{P}3$	$\bar{P}$			4.5	6.5	ns
$t_{PHL}$					6.5	10	
$t_{PLH}$	$C_n$	$C_{n+x}, C_{n+y}$			6.5	10	ns
$t_{PHL}$		$C_{n+z}$			7	10.5	

¶ $t_{PLH}$  = propagation delay time, low-to-high-level output



$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54182, SN54S182, SN74182, SN74S182


## LOOK-AHEAD CARRY GENERATORS

schematics of inputs and outputs



7

### TYPICAL APPLICATION DATA



64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS  
 Remaining inputs and outputs of '181, 'LS181, 'S181, 'S281, 'S381, and 'S481 are not shown.


TTL  
MSI

## TYPES SN54H183, SN54LS183, SN74H183, SN74LS183 DUAL CARRY-SAVE FULL ADDERS

BULLETIN NO. DL-S 7611848, OCTOBER 1976

- For Use in High-Speed Wallace-Tree Summing Networks
- High-Speed, High-Fan-Out Darlington Outputs
- Input Clamping Diodes Simplify System Design

SN54H183, SN54LS183 ... J OR W PACKAGE  
SN74H183, SN74LS183 ... J OR N PACKAGE  
(TOP VIEW)



NC—No internal connection


FUNCTION TABLE  
(EACH ADDER)

INPUTS			OUTPUTS	
C <sub>n</sub>	B	A	Σ	C <sub>n+1</sub>
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H


H = high level, L = low level

TYPES	TYPICAL AVERAGE PROPAGATION DELAY TIME	TYPICAL POWER DISSIPATION
'H183	11 ns	110 mW per bit
'LS183	15 ns	23 mW per bit

functional block diagram (each adder)



schematics of inputs and outputs



### description

These dual full adders feature an individual carry output from each bit for use in multiple-input, carry-save techniques to produce the true sum and true carry outputs with no more than two gate delays. The circuits utilize high-speed, high-fan-out, transistor-transistor logic (TTL), but are compatible with both DTL and TTL families. Series 54H and 54LS devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74H and 74LS devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## TYPES SN54H183, SN74H183 DUAL CARRY-SAVE FULL ADDERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54H183 Circuits	-55°C to 125°C
SN74H183 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between any two inputs to the same adder.

### recommended operating conditions

	SN54H183			SN74H183			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -8 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.4	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			150	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	mA
$I_{CCL}$ Supply current, all outputs low	$V_{CC} = \text{MAX},$ SN54H183		48	69	mA
	See Note 3 SN74H183		48	75	
$I_{CCH}$ Supply current, all outputs high	$V_{CC} = \text{MAX},$ See Note 4		40		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTES: 3.  $I_{CCL}$  is measured with all outputs open and all inputs grounded.  
4.  $I_{CCH}$  is measured with all outputs open and all outputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 25 \text{ pF}, R_L = 280 \Omega,$		10	15	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Note 5		12	18	ns

NOTE 5: Load circuit and waveforms are shown on page 3-10.

## TYPES SN54LS183, SN74LS183 DUAL CARRY-SAVE FULL ADDERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS183 Circuits	-55°C to 125°C
SN74LS183 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values, except intermitter voltage, are with respect to network ground terminal.

### recommended operating conditions

	SN54LS183			SN74LS183			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operation free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS183			SN74LS183			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OL} = 8 \text{ mA}$					0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.3			0.3	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			60			60	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.2			-1.2	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CCL}$ Supply current, all outputs low	$V_{CC} = \text{MAX}$ , See Note 3		10	17		10	17	mA
$I_{CCH}$ Supply current, all outputs high	$V_{CC} = \text{MAX}$ , See Note 4		8	14		8	14	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTES: 3.  $I_{CCL}$  is measured with all outputs open and all inputs grounded.

4.  $I_{CCH}$  is measured with all outputs open and all outputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ ,		15	23	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Note 6		15	23	ns

NOTE 6: Load circuit and waveforms are shown on page 3-11.



TTL  
MSI

## TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS


BULLETIN NO. DLS 7211392, FEBRUARY 1971 — REVISED DECEMBER 1972

### SN54184, SN74184 BCD-TO-BINARY CONVERTERS SN54185A, SN74185A BINARY-TO-BCD CONVERTERS

#### description

These monolithic converters are derived from the custom MSI 256-bit read-only memories SN5488 and SN7488. Emitter connections are made to provide direct read-out of converted codes at outputs Y8 through Y1 as shown in the function tables. These converters demonstrate the versatility of a read-only memory in that an unlimited number of reference tables or conversion tables may be built into a system using economical, customized read-only memories. Both of these converters comprehend that the least significant bits (LSB) of the binary and BCD codes are logically equal, and in each case the LSB bypasses the converter as illustrated in the typical applications. This means that a 6-bit converter is produced in each case. Both devices are cascadable to N bits.

SN54184, SN54185A . . . J OR W PACKAGE  
SN74184, SN74185A . . . J OR N PACKAGE  
(TOP VIEW)



An overriding enable input is provided on each converter which, when taken high, inhibits the function, causing all outputs to go high. For this reason, and to minimize power consumption, unused outputs Y7 and Y8 of the '185A and all "don't care" conditions of the '184 are programmed high. The outputs are of the open-collector type.

7

The SN54184 and SN54185A are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74184 and SN74185A are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### SN54184 and SN74184 BCD-to-binary converters

The 6-bit BCD-to-binary function of the SN54184 and SN74184 is analogous to the algorithm:

- a. Shift BCD number right one bit and examine each decade. Subtract three from each 4-bit decade containing a binary value greater than seven.
- b. Shift right, examine, and correct after each shift until the least significant decade contains a number smaller than eight and all other converted decades contain zeros.


TABLE I  
SN54184, SN74184  
PACKAGE COUNT AND DELAY TIMES  
FOR BCD-TO-BINARY CONVERSION

INPUT (DECADES)	PACKAGES REQUIRED	TOTAL DELAY TIMES (ns)	
		TYP	MAX
2	2	56	80
3	6	140	200
4	11	196	280
5	19	280	400
6	28	364	520

# TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

SN54184 and SN74184 BCD-to-binary converters (continued)

**6-BIT CONVERTER**




**FUNCTION TABLE  
BCD-TO-BINARY  
CONVERTER**

BCD WORDS	INPUTS (See Note A)					OUTPUTS (See Note B)					
	E	D	C	B	A	G	Y5	Y4	Y3	Y2	Y1
0-1	L	L	L	L	L	L	L	L	L	L	L
2-3	L	L	L	L	H	L	L	L	L	L	H
4-5	L	L	L	H	L	L	L	L	H	L	L
6-7	L	L	L	H	H	L	L	L	L	H	H
8-9	L	L	H	L	L	L	L	L	H	L	L
10-11	L	H	L	L	L	L	L	L	H	L	H
12-13	L	H	L	L	H	L	L	L	H	H	L
14-15	L	H	L	H	L	L	L	L	H	H	H
16-17	L	H	L	H	H	L	L	H	L	L	L
18-19	L	H	H	L	L	L	L	H	L	L	H
20-21	H	L	L	L	L	L	L	H	H	L	L
22-23	H	L	L	L	H	L	L	H	L	H	H
24-25	H	L	L	H	L	L	L	H	H	L	L
26-27	H	L	L	H	H	L	L	H	H	L	H
28-29	H	L	H	L	L	L	L	H	H	H	L
30-31	H	H	L	L	L	L	L	H	H	H	H
32-33	H	H	L	L	H	L	H	L	L	L	L
34-35	H	H	L	H	L	L	H	L	L	L	H
36-37	H	H	L	H	H	L	H	L	L	H	L
38-39	H	H	H	L	L	L	H	L	L	H	H
ANY	X	X	X	X	X	H	H	H	H	H	H


H = high level, L = low level, X = irrelevant  
 NOTES: A. Input conditions other than those shown produce highs at outputs Y1 through Y5.  
 B. Outputs Y6, Y7, and Y8 are not used for BCD-to-binary conversion.

In addition to BCD-to-binary conversion, the SN54184 and SN74184 are programmed to generate BCD 9's complement or BCD 10's complement. Again, in each case, one bit of the complement code is logically equal to one of the BCD bits; therefore, these complements can be produced on three lines. As outputs Y6, Y7, and Y8 are not required in the BCD-to-binary conversion, they are utilized to provide these complement codes as specified in the function table (above, right) when the devices are connected as shown above the function table.

**BCD 9'S  
COMPLEMENT CONVERTER**



**BCD 10'S  
COMPLEMENT CONVERTER**



**FUNCTION TABLE  
BCD 9'S OR BCD 10'S  
COMPLEMENT CONVERTER**

BCD WORD	INPUTS (See Note C)					OUTPUTS (See Note D)			
	E†	D	C	B	A	G	Y8	Y7	Y6
0	L	L	L	L	L	L	H	L	H
1	L	L	L	L	H	L	H	L	H
2	L	L	L	H	L	L	L	L	H
3	L	L	L	H	H	L	L	H	L
4	L	L	H	L	L	L	L	H	H
5	L	L	H	L	H	L	L	L	L
6	L	L	H	H	L	L	L	L	H
7	L	L	H	H	H	L	L	L	L
8	L	H	L	L	L	L	L	L	H
9	L	H	L	L	H	L	L	L	L
0	H	L	L	L	L	L	L	L	L
1	H	L	L	L	H	L	L	L	L
2	H	L	L	H	L	L	H	L	L
3	H	L	L	H	H	L	L	H	H
4	H	L	H	L	L	L	L	H	H
5	H	L	H	L	H	L	L	H	L
6	H	L	H	H	L	L	L	H	L
7	H	L	H	H	H	L	L	L	H
8	H	H	L	L	L	L	L	L	H
9	H	H	L	L	H	L	L	L	L
ANY	X	X	X	X	X	H	H	H	H

H = high level, L = low level, X = irrelevant  
 NOTES: C. Input conditions other than those shown produce highs at outputs Y6, Y7, and Y8.  
 D. Outputs Y1 through Y5 are not used for BCD 9's or BCD 10's complement conversion.

†When these devices are used as complement converters, input E is used as a mode control. With this input low, the BCD 9's complement is generated; when it is high, the BCD 10's complement is generated.

7


# TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

## SN54185A and SN74185A binary-to-BCD converters

The function performed by these 6-bit binary-to-BCD converters is analogous to the algorithm:

- Examine the three most significant bits. If the sum is greater than four, add three and shift left one bit.
- Examine each BCD decade. If the sum is greater than four, add three and shift left one bit.
- Repeat step b until the least-significant binary bit is in the least-significant BCD location.

6-BIT CONVERTER



FUNCTION TABLE

BINARY WORDS	INPUTS					ENABLE G	OUTPUTS							
	BINARY SELECT						Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
	E	D	C	B	A									
0-1	L	L	L	L	L	L	H	H	L	L	L	L	L	L
2-3	L	L	L	L	H	L	H	H	L	L	L	L	L	H
4-5	L	L	L	H	L	L	H	H	L	L	L	L	H	L
6-7	L	L	L	H	H	L	H	H	L	L	L	L	H	H
8-9	L	L	H	L	L	L	H	H	L	L	L	H	L	L
10-11	L	L	H	L	H	L	H	H	L	H	L	L	L	L
12-13	L	L	H	H	L	L	H	H	L	L	H	L	L	H
14-15	L	L	H	H	H	L	H	H	L	L	H	L	H	L
16-17	L	H	L	L	L	L	H	H	L	L	H	L	H	H
18-19	L	H	L	L	H	L	H	H	L	L	H	H	L	L
20-21	L	H	L	H	L	L	H	H	L	H	L	L	L	L
22-23	L	H	L	H	H	L	H	H	L	H	L	L	L	H
24-25	L	H	H	L	L	L	H	H	L	H	L	L	H	L
26-27	L	H	H	L	H	L	H	H	L	H	L	L	H	H
28-29	L	H	H	H	L	L	H	H	L	H	L	H	L	L
30-31	L	H	H	H	H	L	H	H	L	H	H	L	L	L
32-33	H	L	L	L	L	L	H	H	L	L	H	L	L	H
34-35	H	L	L	L	H	L	H	H	L	H	H	L	L	H
36-37	H	L	L	H	L	L	H	H	L	H	H	L	H	H
38-39	H	L	L	H	H	L	H	H	L	H	H	L	H	L
40-41	H	L	H	L	L	L	H	H	L	L	L	L	L	L
42-43	H	L	H	L	H	L	H	H	L	L	L	L	L	H
44-45	H	L	H	H	L	L	H	H	L	L	L	L	H	L
46-47	H	L	H	H	H	L	H	H	L	L	L	L	H	H
48-49	H	H	L	L	L	L	H	H	L	L	H	L	L	L
50-51	H	H	L	L	H	L	H	H	L	H	L	L	L	L
52-53	H	H	L	H	L	L	H	H	L	L	L	L	L	H
54-55	H	H	L	H	H	L	H	H	L	H	L	H	L	L
56-57	H	H	H	L	L	L	H	H	L	H	L	H	H	H
58-59	H	H	H	L	H	L	H	H	L	H	H	L	L	L
60-61	H	H	H	H	L	L	H	H	H	L	L	L	L	L
62-63	H	H	H	H	H	L	H	H	H	H	L	L	L	H
ALL	X	X	X	X	X	H	H	H	H	H	L	H	H	H

H = high level, L = low level, X = irrelevant

TABLE II  
SN54185A, SN74185A  
PACKAGE COUNT AND DELAY TIMES  
FOR BINARY-TO-BCD CONVERSION

INPUT (BITS)	PACKAGES REQUIRED	TOTAL DELAY TIME (ns)	
		TYP	MAX
4 to 6	1	25	40
7 or 8	3	50	80
9	4	75	120
10	6	100	160
11	7	125	200
12	8	125	200
13	10	150	240
14	12	175	280
15	14	175	280
16	16	200	320
17	19	225	360
18	21	225	360
19	24	250	400
20	27	275	440

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54184, SN54185A	-55°C to 125°C
SN74184, SN74185A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

### recommended operating conditions

	SN54184, SN54185A			SN74184, SN74185A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V	
Low-level output current, $I_{OL}$	12			12			mA	
Operating free-air temperature, $T_A$	-55			0			70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage		0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.5			V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 5.5 \text{ V}$	100			$\mu$ A
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 12 \text{ mA}$	0.4			V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$	1			mA
$i_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$	40			$\mu$ A
$i_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$	-1			mA
$I_{CCH}$ Supply current, all outputs high	$V_{CC} = \text{MAX}$	50			mA
$I_{CCL}$ Supply current, all programmed outputs low		62			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  
<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output from enable G	$C_L = 15 \text{ pF}$ , $R_{L1} = 400 \Omega$ , $R_{L2} = 600 \Omega$ , See Figure 1 and Note 2	19		30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from enable G		22		35	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from binary select		27		40	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from binary select		23		40	ns

### PARAMETER MEASUREMENT INFORMATION



NOTE 2: Voltage waveforms are shown on page 3-10.

### schematics of inputs and outputs



7

# TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

## TYPICAL APPLICATION DATA SN54184, SN74184




FIGURE 1—BCD-TO-BINARY CONVERTER  
FOR TWO BCD DECADES




FIGURE 2—BCD-TO-BINARY CONVERTER  
FOR THREE BCD DECADES




FIGURE 3—BCD-TO-BINARY CONVERTER  
FOR SIX BCD DECADES

7

MSD—most significant decade  
LSD—least significant decade  
Each rectangle represents an SN54184 or SN74184.

# TYPES SN54184, SN54185A, SN74184, SN74185A BCD-TO-BINARY AND BINARY-TO-BCD CONVERTERS

## TYPICAL APPLICATION DATA SN54185A, SN74185A




FIGURE 4—6-BIT BINARY-TO-BCD CONVERTER




FIGURE 5—8-BIT BINARY-TO-BCD CONVERTER




FIGURE 6—9-BIT BINARY-TO-BCD CONVERTER




FIGURE 7—12-BIT BINARY-TO-BCD CONVERTER (SEE NOTE B)




FIGURE 8—16-BIT BINARY-TO-BCD CONVERTER (SEE NOTE B)

MSD—Most significant decade

LSD—Least significant decade

NOTES: A. Each rectangle represents an SN54185A or an SN74185A.

B. All unused E inputs are grounded.

7

**TYPES SN54190, SN54191, SN54LS190, SN54LS191,  
SN74190, SN74191, SN74LS190, SN74LS191**  
**SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**  
BULLETIN NO. DLS-7611865, DECEMBER 1972—REVISED OCTOBER 1976

- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presetable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

TYPE	AVERAGE PROPAGATION DELAY	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'190, '191	20 ns	25 MHz	325 mW
'LS190, 'LS191	20 ns	25 MHz	100 mW

**description**

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down. Level changes at the down/up input of the 'LS190 and 'LS191 should be made only when the clock input is high.


These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Series 54' and 54LS' are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74' and 74LS' are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54', SN54LS' ... J OR W PACKAGE  
SN74', SN74LS' ... J OR N PACKAGE  
(TOP VIEW)




7


**TYPES SN54190, SN54191, SN54LS190, SN54LS191,  
SN74190, SN74191, SN74LS190, SN74LS191  
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**

functional block diagrams

'191, 'LS191 BINARY COUNTERS



'190, 'LS190 DECADE COUNTERS



Dynamic input activated by a transition from a high level to a low level.




# TYPES SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

## '190, 'LS190 DECADE COUNTERS

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven.
2. Count up to eight, nine (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), nine, eight, and seven.



7


## TYPES SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

### '191, 'LS191 BINARY COUNTERS

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen.
2. Count up to fourteen, fifteen (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.



7

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: SN54', SN74' Circuits	5.5 V
SN54LS', SN74LS' Circuits	7 V
Operating free-air temperature range: SN54', SN54LS' Circuits	-55°C to 125°C
SN74', SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

### recommended operating conditions

	SN54190, SN54191			SN74190, SN74191			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Input clock frequency, $f_{clock}$	0	20		0	20		MHz
Width of clock input pulse, $t_w(\text{clock})$	25			25			ns
Width of load input pulse, $t_w(\text{load})$	35			35			ns
Data setup time, $t_{setup}$ (See Figures 1 and 2)	20			20			ns
Data hold time, $t_{hold}$	0			0			ns
Operating free-air temperature, $T_A$	-55	125		0	70		$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54190, SN54191		SN74190, SN74191		UNIT
		MIN	TYP‡	MAX	MIN	
$V_{IH}$ High-level input voltage	$V_{CC} = \text{MIN}$	2		2		V
$V_{IL}$ Low-level input voltage	$V_{CC} = \text{MIN}$		0.8		0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$		-1.5		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4	2.4	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$	0.2	0.4	0.2	0.4	V
$I_I$ High-level input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$		1		1	mA
$I_{IH}$ High-level input current at any input except enable	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		40		40	$\mu$ A
$I_{IH}$ High-level input current at enable input			120		120	$\mu$ A
$I_{IL}$ Low-level input current at any input except enable	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6		-1.6	mA
$I_{IL}$ Low-level input current at enable input			-4.8		-4.8	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$	-20	-65	-18	-65	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	65	99	65	105	mA

† For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.



## TYPES SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'190, '191			UNIT
				MIN	TYP	MAX	
$f_{max}$			$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figures 1 and 3 thru 7	20	25		MHz
$t_{PLH}$	Load	$Q_A, Q_B, Q_C, Q_D$		22	33		ns
$t_{PHL}$				33	50		
$t_{PLH}$	Data A, B, C, D	$Q_A, Q_B, Q_C, Q_D$		14	22		ns
$t_{PHL}$				35	50		
$t_{PLH}$	Clock	Ripple Clock		13	20		ns
$t_{PHL}$				16	24		
$t_{PLH}$	Clock	$Q_A, Q_B, Q_C, Q_D$		16	24		ns
$t_{PHL}$				24	36		
$t_{PLH}$	Clock	Max/Min		28	42		ns
$t_{PHL}$				37	52		
$t_{PLH}$	Down/Up	Ripple Clock		30	45		ns
$t_{PHL}$				30	45		
$t_{PLH}$	Down/Up	Max/Min		21	33		ns
$t_{PHL}$			22	33			

<sup>†</sup> $f_{max}$   $\equiv$  maximum clock frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

### schematics of inputs and outputs



7

**TYPES SN54LS190, SN54LS191, SN74LS190, SN74LS191**  
**SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**

REVISED OCTOBER 1976

recommended operating conditions

	SN54LS190			SN74LS190			UNIT
	SN54LS191			SN74LS191			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		20	0		20	MHz
Width of clock input pulse, $t_w(\text{clock})$	25			25			ns
Width of load input pulse, $t_w(\text{load})$	35			35			ns
Data setup time, $t_{setup}$ (See Figures 1 and 2)	20			20			ns
Data hold time, $t_{hold}$	0			0			ns
Count enable time, $t_{enable}$ (see Note 3))	20			20			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS190			SN74LS190			UNIT
		SN54LS191			SN74LS191			
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_I$ High-level input current at maximum input voltage	Enable	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.3	0.3		mA
	Others				0.1	0.1		
$I_{IH}$ High-level input current	Enable	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			60	60		$\mu$ A
	Others				20	20		
$I_{IL}$ Low-level input current	Enable	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.2	-1.2		mA
	Others				-0.4	-0.4		
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$ ,	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		20	35		20	35	mA

<sup>†</sup> For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2.  $I_{CC}$  is measured with all inputs grounded and all outputs open.

3. Minimum count enable time is the interval immediately preceding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.

# TYPES SN54LS190, SN54LS191, SN74LS190, SN74LS191

## SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL



REVISED OCTOBER 1976

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS190, 'LS191			UNIT
				MIN	TYP	MAX	
$f_{max}$				20	25		MHz
$t_{PLH}$	Load	$Q_A, Q_B, Q_C, Q_D$	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Figures 1 and 3 thru 7	22	33		ns
$t_{PHL}$				33	50		
$t_{PLH}$	Data A, B, C, D	$Q_A, Q_B, Q_C, Q_D$		20	32		ns
$t_{PHL}$				27	40		
$t_{PLH}$	Clock	Ripple Clock		13	20		ns
$t_{PHL}$				16	24		
$t_{PLH}$	Clock	$Q_A, Q_B, Q_C, Q_D$		16	24		ns
$t_{PHL}$				24	36		
$t_{PLH}$	Clock	Max/Min		28	42		ns
$t_{PHL}$				37	52		
$t_{PLH}$	Down/Up	Ripple Clock	30	45		ns	
$t_{PHL}$			30	45			
$t_{PLH}$	Down/Up	Max/Min	21	33		ns	
$t_{PHL}$			22	33			
$t_{PLH}$	Enable	Ripple Clock	21	33		ns	
$t_{PHL}$			22	33			

<sup>†</sup> $f_{max}$   $\equiv$  maximum clock frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output



### schematics of inputs and outputs



7


**TYPES SN54190, SN54191, SN54LS190, SN54LS191,  
SN74190, SN74191, SN74LS190, SN74LS191  
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**

**PARAMETER MEASUREMENT INFORMATION**




See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplification, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

**FIGURE 3—GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES**




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All diodes are 1N3064.  
C. The input pulses are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , duty cycle  $\leq 50\%$ , PRR  $\leq 1$  MHz.  
D.  $V_{ref} = 1.5$  V for '190 and '191; 1.3 V for 'LS190 and 'LS191.

**7**



NOTE E: Conditions on other inputs are irrelevant.

**FIGURE 4—LOAD TO OUTPUT AND DATA TO OUTPUT**




NOTE F: All data inputs are low.

**FIGURE 5—ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN**

**TYPES SN54190, SN54191, SN54LS190, SN54LS191,  
SN74190, SN74191, SN74LS190, SN74LS191  
SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL**


**PARAMETER MEASUREMENT INFORMATION**

switching characteristics (continued)



- NOTES: G. To test  $Q_A$ ,  $Q_B$ , and  $Q_C$  outputs of '190 and 'LS190: Data inputs A, B, and C are shown by the solid line. Data input D is shown by the dashed line.  
H. To test  $Q_D$  output of '190 and 'LS190: Data inputs A and D are shown by the solid line. Data inputs B and C are held at the low logic level.  
I. To test  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$  outputs of '191 and 'LS191: All four data inputs are shown by the solid line.

**FIGURE 6—CLOCK TO OUTPUT**



7

- NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

**FIGURE 7—CLOCK TO MAX/MIN**



**TYPES SN54192, SN54193, SN54L192, SN54L193, SN54LS192, SN54LS193  
SN74192, SN74193, SN74L192, SN74L193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

BULLETIN NO. DLS-7611828, DECEMBER 1972—REVISED OCTOBER 1976

- Cascading Circuitry Provided Internally
- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

TYPES	TYPICAL MAXIMUM COUNT FREQUENCY	TYPICAL POWER DISSIPATION
'192, '193	32 MHz	325 mW
'L192, 'L193	7 MHz	43 mW
'LS192, 'LS193	32 MHz	95 mW

**description**

These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192, 'L192, and 'LS192 circuits are BCD counters and the '193, 'L193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.


These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

	SN54'	SN54L'	SN54LS'	SN74'	SN74L'	SN74LS'	UNIT
Supply voltage, $V_{CC}$ (see Note 1)	7	8	7	7	8	7	V
Input voltage	5.5	5.5	7	5.5	5.5	7	V
Operating free-air temperature range	-55 to 125			0 to 70			°C
Storage temperature range	-65 to 150			-65 to 150			°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54', SN54LS' . . . J OR W PACKAGE  
SN54L' . . . J PACKAGE  
SN74', SN74L', SN74LS' . . . J OR N PACKAGE  
(TOP VIEW)



7

**TYPES SN54192, SN54193, SN54L192, SN54L193, SN54LS192, SN54LS193,  
SN74192, SN74193, SN74L192, SN74L193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

functional block diagrams





Dynamic input activated by a transition from a high level to a low level.



**TYPES SN54192, SN54193, SN54L192, SN54L193, SN54LS192, SN54LS193,  
SN74192, SN74193, SN74L192, SN74L193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

REVISED OCTOBER 1976

schematics of inputs and outputs



7




# TYPES SN54192, SN54L192, SN54LS192, SN74192, SN74L192, SN74LS192 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

'192, 'L192, 'LS192 DECADE COUNTERS

## typical clear, load, and count sequences

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



7

- NOTES: A. Clear overrides load, data, and count inputs.  
B. When counting up, count-down input must be high; when counting down, count-up input must be high.

**TYPES SN54193, SN54L193, SN54LS193, SN74193, SN74L193, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**


'193, 'L193, 'LS193 BINARY COUNTERS

**typical clear, load, and count sequences**

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.

7



NOTES: A. Clear overrides load, data, and count inputs.  
B. When counting up, count-down input must be high; when counting down, count-up input must be high.

## TYPES SN54192, SN54193, SN74192, SN74193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

### recommended operating conditions

	SN54192 SN54193			SN74192 SN74193			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of any input pulse, $t_W$	20			20			ns
Data setup time, $t_{SU}$ (see Figure 1)	20			20			ns
Data hold time, $t_H$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54192 SN54193			SN74192 SN74193			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-65	-18		-65	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		65	89		65	102	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

7

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				25	32		MHz
$t_{PLH}$	Count-up	Carry	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figures 1 and 2	17	26		ns
$t_{PHL}$				16	24		
$t_{PLH}$	Count-down	Borrow		16	24		ns
$t_{PHL}$				16	24		
$t_{PLH}$	Either Count	Q		25	38		ns
$t_{PHL}$				31	47		
$t_{PLH}$	Load	Q		27	40		ns
$t_{PHL}$				29	40		
$t_{PHL}$	Clear	Q		22	35		ns

<sup>¶</sup>  $f_{max}$   $\equiv$  maximum clock frequency

$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

## TYPES SN54L192, SN54L193, SN74L192, SN74L193

### SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

recommended operating conditions

	SN54L192 SN54L193			SN74L192 SN74L193			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-100			-200	$\mu$ A
Low-level output current, $I_{OL}$			2			3.6	mA
Clock frequency, $f_{clock}$	0		3	0		3	MHz
Width of any input pulse, $t_w$	200			200			ns
Data setup time, $t_{su}$ (see Figure 1)	100			100			ns
Data hold time, $t_h$	0			0			ns
Operating free-air temperature range, $T_A$	-55		125	0		70	$^{\circ}$ C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54L192 SN54L193			SN74L192 SN74L193			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
		$V_{IH}$ High-level input voltage		2			2	
$V_{IL}$ Low-level input voltage				0.7			0.7	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.7 \text{ V}, I_{OH} = \text{MAX}$	2.4	3.3		2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.7 \text{ V}, I_{OL} = \text{MAX}$		0.15	0.3		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			100			100	$\mu$ A
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			10			10	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.3 \text{ V}$			-0.18			-0.18	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$			-3			-15	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$		8.5	15		8.5	15	mA

**7** <sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  
<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .  
<sup>§</sup>Not more than one output should be shorted at a time.  
 NOTE 2:  $I_{CC}$  is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				3	7		MHz
$t_{PLH}$	Count-up	Carry	$C_L = 50 \text{ pF}, R_L = 4 \text{ k}\Omega, \text{ See Figures 1 and 2}$		65	130	ns
$t_{PHL}$					65	130	
$t_{PLH}$	Count-down	Borrow			65	130	ns
$t_{PHL}$					65	130	
$t_{PLH}$	Either Count	Q			104	200	ns
$t_{PHL}$					135	240	
$t_{PLH}$	Load	Q			130	240	ns
$t_{PHL}$					105	200	
$t_{PHL}$	Clear	Q			110	200	ns

<sup>¶</sup> $f_{max}$   $\equiv$  maximum clock frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

# TYPES SN54LS192, SN54LS193, SN74LS192, SN74LS193

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

REVISED OCTOBER 1976

### recommended operating conditions

	SN54LS192 SN54LS193			SN74LS192 SN74LS193			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of any input pulse, $t_w$	20			20			ns
Data setup time, $t_{su}$ (see Figure 1)	20			20			ns
Data hold time, $t_h$	0			0			ns
Operating free-air temperature range, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS192 SN54LS193			SN74LS192 SN74LS193			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}$							V	
				$I_{OL} = 4 \text{ mA}$	0.25	0.4	0.15	0.4	
				$I_{OL} = 8 \text{ mA}$			0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2			19	34		19	34	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				25	32		MHz
$t_{PLH}$	Count-up	Carry	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Figures 1 and 2	17	26		ns
$t_{PHL}$				21	23		
$t_{PLH}$	Count-down	Borrow		16	24		ns
$t_{PHL}$				21	33		
$t_{PLH}$	Either Count	Q		25	38		ns
$t_{PHL}$				31	47		
$t_{PLH}$	Load	Q		27	40		ns
$t_{PHL}$				29	40		
$t_{PHL}$	Clear	Q		22	35		ns

<sup>¶</sup> $f_{max}$   $\equiv$  maximum clock frequency


$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output




**TYPES SN54192, SN54193, SN54L192, SN54L193, SN54LS192, SN54LS193,  
SN74192, SN74193, SN74L192, SN74L193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

**PARAMETER MEASUREMENT INFORMATION**



**TEST CIRCUIT**





- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50 \Omega$  and for the data pulse generator PRR  $\leq 500$  kHz, duty cycle = 50%; for the load pulse generator PRR is two times data PRR, duty cycle = 50%.  
B.  $C_L$  includes probe and jig capacitance.  
C. Diodes are 1N3064 for '192, '193, 'LS192, and 'LS193; 1N916 for 'L192 and 'L193.  
D.  $t_r$  and  $t_f \leq 7$  ns for '192, '193, 'LS192, and 'LS193;  $\leq 25$  ns for 'L192 and 'L193.  
E.  $V_{ref}$  is 1.5 volts for '192 and '193; 1.3 volts for 'L192, 'L193, 'LS192, and 'LS193.

**FIGURE 1—CLEAR, SETUP, AND LOAD TIMES**

**TYPES SN54192, SN54193, SN54L192, SN54L193, SN54LS192, SN54LS193,  
SN74192, SN74193, SN74L192, SN74L193, SN74LS192, SN74LS193  
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. The pulse generator has the following characteristics: PRR ≤ 1 MHz, Z<sub>out</sub> ≈ 50 Ω, duty cycle = 50%.  
 B. C<sub>L</sub> includes probe and jig capacitance.  
 C. Diodes are 1N3064 for '192, '193, 'LS192, and 'LS193; 1N916 for 'L192 and 'L193.  
 D. Count-up and count-down pulse shown are for the '193, 'L193, and 'LS193 binary counters. Count cycle for '192, 'L192, and 'LS192 decade counters is 1 through 10.  
 E. Waveforms for outputs Q<sub>A</sub>, Q<sub>B</sub>, and Q<sub>C</sub> are omitted to simplify the drawing.  
 F. t<sub>r</sub> and t<sub>f</sub> ≤ 7 ns for '192, '193, 'LS192, and 'LS193; ≤ 25 ns for 'L192 and 'L193.  
 G. V<sub>ref</sub> is 1.5 volts for '192 and '193; 1.3 volts for 'L192, 'L193, LS192, and 'LS193.

FIGURE 2—PROPAGATION DELAY TIMES

TTL  
MSI


## TYPES SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

BULLETIN NO. DL-S 7611866, MARCH 1974—REVISED OCTOBER 1976

SN54194, SN54LS194A, SN54S194 ... J OR W PACKAGE  
SN74194, SN74LS194A, SN74S194 ... J OR N PACKAGE  
(TOP VIEW)

- Parallel Inputs and Outputs
- Four Operating Modes:  
Synchronous Parallel Load  
Right Shift  
Left Shift  
Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'194	36 MHz	195 mW
'LS194A	36 MHz	75 mW
'S194	105 MHz	425 mW



positive logic: see function table

### description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction  $Q_D$  toward  $Q_A$ )
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

FUNCTION TABLE

CLEAR	MODE S1 S0		CLOCK	INPUTS				OUTPUTS					
				SERIAL		PARALLEL		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>		
				LEFT	RIGHT	A	B					C	D
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	X	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	X	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level



a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady-state input conditions were established.

Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>, Q<sub>Dn</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, respectively, before the most-recent ↑ transition of the clock.

**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194  
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**

functional block diagrams




7

**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194  
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**




typical clear, load, right-shift, left-shift, inhibit, and clear sequences

7



**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194**  
**4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**  
REVISED OCTOBER 1976

schematics of inputs and outputs



# TYPES SN54194, SN74194

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

REVISED MARCH 1974

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54194	-55°C to 125°C
SN74194	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54194			SN74194			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$		16			16		mA
Clock frequency, $f_{clock}$	0		25	0		25	MHz
Width of clock or clear pulse, $t_W$	20			20			ns
Setup time, $t_{SU}$	Mode control	30		30			ns
	Serial and parallel data	20		20			ns
	Clear inactive-state	25		25			ns
Hold time at any input, $t_H$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54194			SN74194			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-57	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		39	63		39	63	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs,  $I_{CC}$  is tested with a momentary GND, then 4.5 V applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Figure 1	25	36		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear			19	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			14	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			17	26	ns

# TYPES SN54LS194A, SN74LS194A

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

REVISED OCTOBER 1976

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS194A	-55°C to 125°C
SN74LS194A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN54LS194A			SN74LS194A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Clock frequency, $f_{clock}$	0	25		0	25		MHz
Width of clock or clear pulse, $t_w$	20			20			ns
Setup time, $t_{su}$	Mode control			30			ns
	Serial and parallel data			20			ns
	Clear inactive-state			25			ns
Hold time at any input, $t_h$	0			0			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†	SN54LS194A			SN74LS194A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25		0.4	0.25	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1			0.1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20			20			$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4			-0.4			mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	15	23		15	23		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs,  $I_{CC}$  is tested with a momentary GND, then 4.5 V, applied to clock.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{max}$ Maximum clock frequency		25	36		MHz	
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Figure 1			19	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock				14	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock				17	26	ns



# TYPES SN54S194, SN74S194

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

REVISED MARCH 1974

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S194	-55°C to 125°C
SN74S194	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54S194			SN74S194			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Clock frequency, $f_{clock}$	0		70	0		70	MHz
Width of clock pulse, $t_w(\text{clock})$	7			7			ns
Width of clear pulse, $t_w(\text{clear})$	12			12			ns
Setup time, $t_{su}$	Mode control		11			11	ns
	Serial and parallel data		5			5	ns
	Clear inactive-state		9			9	ns
Hold time at any input, $t_h$			3			3	ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S194			SN74S194			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2			-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5			0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			50			50	µA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-2			-2	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-40		-100	-40		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2		85	135		85	135	mA
	$V_{CC} = \text{MAX},$ See Note 2							
	$T_A = 125^\circ\text{C},$ W package			110				

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applies to S0, S1, clear, and the serial inputs,  $I_{CC}$  is tested with a momentary GND, then 4.5 V, applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		70	105		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF},$ $R_L = 280 \Omega,$ See Figure 1		12.5	18.5	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock		4	8	12	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock		4	11	16.5	ns


**TYPES SN54194, SN54LS194A, SN54S194,  
SN74194, SN74LS194A, SN74S194**  
**4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**

**PARAMETER MEASUREMENT INFORMATION**



**TEST TABLE FOR SYNCHRONOUS INPUTS**

DATA INPUT FOR TEST	S1	S0	OUTPUT TESTED (SEE NOTE E)
A	4.5 V	4.5 V	QA at $t_{n+1}$
B	4.5 V	4.5 V	QB at $t_{n+1}$
C	4.5 V	4.5 V	QC at $t_{n+1}$
D	4.5 V	4.5 V	QD at $t_{n+1}$
L Serial Input	4.5 V	0 V	QA at $t_{n+4}$
R Serial Input	0 V	4.5 V	QD at $t_{n+4}$



**7**

- NOTES:**
- A. The clock pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$  and  $PRR \leq 1 \text{ MHz}$ , For '194,  $t_r \leq 7 \text{ ns}$  and  $t_f \leq 7 \text{ ns}$ . For 'LS194A,  $t_r \leq 15 \text{ ns}$  and  $t_f \leq 6 \text{ ns}$ . For 'S194,  $t_r \leq 2.5 \text{ ns}$  and  $t_f \leq 2.5 \text{ ns}$ . When testing  $f_{max}$ , vary PRR.
  - B.  $C_L$  includes probe and jig capacitance.
  - C. All diodes are 1N3064 or 1N916.
  - D. A clear pulse is applied prior to each test.
  - E. For '194 and 'S194,  $V_{ref} = 1.5 \text{ V}$ ; for 'LS194A,  $V_{ref} = 1.3 \text{ V}$ .
  - F. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+4}$  with a functional test.
  - G.  $t_n$  = bit time before clocking transition.  
 $t_{n+1}$  = bit time after one clocking transition.  
 $t_{n+4}$  = bit time after four clocking transitions.

**FIGURE 1—SWITCHING TIMES**

**TYPES SN54195, SN54LS195A, SN54S195,  
SN74195, SN74LS195A, SN74S195**  
**4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

BULLETIN NO. DL-S 7611820, MARCH 1974—REVISED OCTOBER 1976

SN54195, SN54LS195A, SN54S195 . . . J OR W PACKAGE  
SN74195, SN74LS195A, SN74S195 . . . J OR N PACKAGE  
(TOP VIEW)

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- Parallel Inputs and Outputs from Each Flip-Flop
- Direct Overriding Clear
- J and  $\bar{K}$  Inputs to First Stage
- Complementary Outputs from Last Stage
- For Use in High-Performance:  
Accumulators/Processors  
Serial-to-Parallel, Parallel-to-Serial Converters

**description**


These 4-bit registers feature parallel inputs, parallel outputs, J- $\bar{K}$  serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

- Parallel (broadside) load
- Shift (in the direction  $Q_A$  toward  $Q_D$ )

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

The high-performance 'S195, with a 105-megahertz typical maximum shift-frequency, is particularly attractive for very-high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.



TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'195	39 MHz	195 mW
'LS195A	39 MHz	70 mW
'S195	105 MHz	350 mW

7


**FUNCTION TABLE**

CLEAR	SHIFT/ LOAD	CLOCK	INPUTS				OUTPUTS						
			J	$\bar{K}$	A	B	C	D	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$\bar{Q}_D$
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	$\bar{d}$
H	H	L	X	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$\bar{Q}_{D0}$
H	H	↑	L	H	X	X	X	X	$Q_{A0}$	$Q_{A0}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
H	H	↑	L	L	X	X	X	X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
H	H	↑	H	H	X	X	X	X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$
H	H	↑	H	L	X	X	X	X	$\bar{Q}_{An}$	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$\bar{Q}_{Cn}$

H = high level (steady state)  
L = low level (steady state)  
X = irrelevant (any input, including transitions)  
↑ = transition from low to high level  
a, b, c, d = the level of steady-state input at A, B, C, or D, respectively  
 $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$  = the level of  $Q_A, Q_B, Q_C,$  or  $Q_D$ , respectively, before the indicated steady-state input conditions were established  
 $Q_{An}, Q_{Bn}, Q_{Cn}$  = the level of  $Q_A, Q_B,$  or  $Q_C$ , respectively, before the most-recent transition of the clock


**TYPES SN54195, SN54LS195A, SN54S195,  
SN74195, SN74LS195A, SN74S195  
4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

functional block diagram



†This connection is made on '195 only.

typical clear, shift, and load sequences



7


# TYPES SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195

## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS


REVISED OCTOBER 1976

schematics of inputs and outputs


'195



'LS195A



'S195



7

## TYPES SN54195, SN74195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54195	-55°C to 125°C
SN74195	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54195			SN74195			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock input pulse, $t_{w(clock)}$	16			16			ns
Width of clear input pulse, $t_{w(clear)}$	12			12			ns
Setup time, $t_{su}$ (see Figure 1)	Shift/load		25			25	ns
	Serial and parallel data		20			20	
	Clear inactive-state		25			25	
Shift/load release time, $t_{release}$ (see Figure 1)			10			10	ns
Serial and parallel data hold time, $t_h$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	SN54195	-20	-57	mA
		SN74195	-18	-57	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		39	63	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J,  $\bar{K}$ , and data inputs,  $I_{CC}$  is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		30	39		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1		19	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			14	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			17	26	ns

# TYPES SN54LS195A, SN74LS195A

## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS195A	-55°C to 125°C
SN74LS195A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS195A			SN74LS195A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, $I_{OH}$			-400			-400	$\mu$ A	
Low-level output current, $I_{OL}$			4			8	mA	
Clock frequency, $f_{clock}$	0		30	0		30	MHz	
Width of clock or clear pulse, $t_w(\text{clock})$			16			16	ns	
Width of clear input pulse, $t_w(\text{clear})$			12			12	ns	
Setup time, $t_{SU}$ (see Figure 1)	Shift/load		25	Serial and parallel data		25	ns	
	Serial and parallel data		15	Clear inactive-state		15		
	Clear inactive-state		25			25		
Shift/load release time, $t_{release}$ (see Figure 1)			10			10	ns	
Serial and parallel data hold time, $t_H$ (see Figure 1)			0			0	ns	
Operating free-air temperature, $T_A$			-55			125	0	70 °C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS195A			SN74LS195A			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$		0.25	0.4		0.25	0.4	V
						0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		14	21		14	21	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs,  $I_{CC}$  is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		30	39		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}$ ,		19	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock	$R_L = 2 \text{ k}\Omega$ ,		14	22	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock	See Figure 1		17	26	ns

## TYPES SN54S195, SN74S195

### 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

REVISED MARCH 1974

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range:	
SN54S195	-55°C to 125°C
SN74S195	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SN54S195			SN74S195			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Clock frequency, $f_{clock}$	0		70	0		70	MHz
Width of clock input pulse, $t_w(\text{clock})$	7			7			ns
Width of clear input pulse, $t_w(\text{clear})$	12			12			ns
Setup time, $t_{su}$ (see Figure 1)	Shift/load		11	Shift/load		11	ns
	Serial and parallel data		5	Serial and parallel data		5	
	Clear inactive-state		9	Clear inactive-state		9	
Shift/load release time, $t_{release}$ (see Figure 1)			6			6	ns
Serial and parallel data hold time, $t_h$ (see Figure 1)	3			3			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT	
						$V_{IH}$ High-level input voltage
$V_{IL}$ Low-level input voltage				0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	SN54S195	2.5	3.4	V	
		SN74S195	2.7	3.4		
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	μA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$			-40	-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	SN54S195	70	99	mA	
		SN74S195	70	109		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs,  $I_{CC}$  is measured by applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clock.


#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		70	105		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF},$ $R_L = 280 \Omega,$ See Figure 1		12.5	18.5	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			8	12	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			11	16.5	ns




**TYPES SN54195, SN54LS195A, SN54S195,  
SN74195, SN74LS195A, SN74S195  
4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

**PARAMETER MEASUREMENT INFORMATION**



**LOAD FOR OUTPUT UNDER TEST**



7

- NOTES: A. The clock pulse generator has the following characteristics:  $Z_{out} \approx 50 \Omega$  and  $PRR \leq 1$  MHz. For '195,  $t_r \leq 7$  ns and  $t_f \leq 7$  ns. For 'LS195A,  $t_r \leq 15$  ns and  $t_f \leq 6$  ns. For 'S195,  $t_r = 2.5$  ns and  $t_f = 2.5$  ns. When testing  $f_{max}$ , vary the clock PRR.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. A clear pulse is applied prior to each test.
- E. For '195 and 'S195,  $V_{ref} = 1.5$  V; for 'LS195A,  $V_{ref} = 1.3$  V.
- F. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+4}$  with a functional test.
- G. J and K inputs are tested the same as data A, B, C, and D inputs except that shift/load input remains high.
- H.  $t_n$  = bit time before clocking transition.  
 $t_{n+1}$  = bit time after one clocking transition.  
 $t_{n+4}$  = bit time after four clocking transitions.


**FIGURE 1—SWITCHING TIMES**

**TYPES SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197,  
SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197  
50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

BULLETIN NO. DL-S 7611806, OCTOBER 1976

- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output  $Q_A$  Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

- TYPES	GUARANTEED COUNT FREQUENCY		TYPICAL POWER DISSIPATION
	CLOCK 1	CLOCK 2	
'196, '197	0-50 MHz	0-25 MHz	240 mW
'LS196, 'LS197	0-30 MHz	0-15 MHz	80 mW
'S196, 'S197	0-100 MHz	0-50 MHz	375 mW



**description**

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. These circuits are compatible with most TTL and DTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74, 74LS, and 74S circuits are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**typical count configurations**

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176. See page 7-260.  
'197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177. See page 7-260.


**functional block diagrams**

'196, 'LS196, and 'S196 functional block diagram is the same as that for '176. See page 7-261.  
'197, 'LS197, and 'S197 functional block diagram is the same as that for '177. See page 7-261.

# TYPES SN54196, SN54197, SN74196, SN74197

## 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54196, SN54197 Circuits	-55°C to 125°C
SN74196, SN74197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

7

### recommended operating conditions

	SN54196, SN54197			SN74196, SN74197			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu\text{A}$
Low-level output current, $I_{OL}$			16			16	mA
Count frequency	Clock-1 input	0	50	0		50	MHz
	Clock-2 input	0	25	0		25	
Pulse width, $t_w$	Clock-1 input	20		20			ns
	Clock-2 input	30		30			
	Clear	15		15			
	Load	20		20			
Input hold time, $t_h$	High-level data	$t_w(\text{load})$		$t_w(\text{load})$			ns
	Low-level data	$t_w(\text{load})$		$t_w(\text{load})$			
Input setup time, $t_{su}$	High-level data	10		10			ns
	Low-level data	15		15			
Count enable time, $t_{enable}$ (See Note 3)		20		20			ns
Operating free-air temperature, $T_A$		-55	125	0		70	°C

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

## TYPES SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54196, SN74196		SN54197, SN74197		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
V <sub>IH</sub> High-level input voltage		2		2		V	
V <sub>IL</sub> Low-level input voltage		0.8		0.8		V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5		V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4	2.4	3.4	V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA‡	0.2	0.4	0.2	0.4	V	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1		1		mA	
I <sub>IH</sub> High-level input current	data, count/load	40		40		μA	
	clear, clock 1	80		80			
	clock 2	120		80			
I <sub>IL</sub> Low-level input current	data, count/load	-1.6		-1.6		mA	
	clear	-3.2		-3.2			
	clock 1	-4.8		-4.8			
	clock 2	-6.4		-3.2			
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	SN54*	-20	-57	-20	-57	mA
		SN74*	-18	-57	-18	-57	
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 4	48	59	48	59	mA	

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 16 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

§Not more than one output should be shorted at a time.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54196 SN74196			SN54197 SN74197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 5	50	70		50	70		MHz
†p <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		7	12		7	12		ns
†p <sub>PHL</sub>				10	15		10	15		
†p <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		12	18		12	18		ns
†p <sub>PHL</sub>				14	21		14	21		
†p <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		24	36		24	36		ns
†p <sub>PHL</sub>				28	42		28	42		
†p <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		14	21		36	54		ns
†p <sub>PHL</sub>				12	18		42	63		
†p <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		16	24		16	24		ns
†p <sub>PHL</sub>				25	38		25	38		
†p <sub>PLH</sub>	Load	Any		22	33		22	33		ns
†p <sub>PHL</sub>				24	36		24	36		
†p <sub>PHL</sub>	Clear	Any		25	37		25	37		ns

◇f<sub>max</sub> ≡ maximum count frequency.

†p<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output.

†p<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output.


NOTE 5: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 (page 7-264) except that testing f<sub>max</sub>, V<sub>IL</sub> = 0.3 V.

# TYPES SN54LS196, SN54LS197, SN74LS196, SN74LS197

## 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

REVISED OCTOBER 1976

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54LS196, SN54LS197 Circuits	-55°C to 125°C
SN74LS196, SN74LS197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

7

### recommended operating conditions

		SN54LS196, SN54LS197			SN74LS196, SN74LS197			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-400			-400	μA
Low-level output current, $I_{OL}$				4			8	mA
Count frequency	Clock-1 input	0		30	0		30	MHz
	Clock-2 input	0		15	0		15	
Pulse width, $t_w$	Clock-1 input	20			20			ns
	Clock-2 input	30			30			
	Clear	15			15			
	Load	20			20			
Input hold time, $t_h$	High-level data	$t_w(\text{load})$			$t_w(\text{load})$			ns
	Low-level data	$t_w(\text{load})$			$t_w(\text{load})$			
Input setup time, $t_{su}$	High-level data	10			10			ns
	Low-level data	15			15			
Count enable time, $t_{enable}$ (See Note 3)		20			20			ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

## TYPES SN54LS196, SN54LS197, SN74LS196, SN74LS197

### 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

REVISED OCTOBER 1976

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS196 SN54LS197		SN74LS196 SN74LS197		UNIT
		MIN	TYP‡	MAX	MIN	
V <sub>IH</sub> High-level input voltage		2		2		V
V <sub>IL</sub> Low-level input voltage		0.7		0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5		-1.5		V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub> , I <sub>OH</sub> = -400 µA	2.5	3.4	2.7	3.4	V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub>	I <sub>OL</sub> = 4 mA‡		0.25	0.4	V
		I <sub>OL</sub> = 8 mA‡		0.35 0.5		
I <sub>I</sub> Input current at maximum input voltage	Data, count/load			0.1		mA
	Clear, clock 1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		0.2		
	Clock 2 of 'LS196			0.4		
	Clock 2 of 'LS197			0.2		
I <sub>IH</sub> High-level input current	Data, count/load			20		µA
	Clear, clock 1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		40		
	Clock 2 of 'LS196			80		
	Clock 2 of 'LS197			40		
I <sub>IL</sub> Low-level input current	Data, count/load			-0.4		mA
	Clear	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.8		
	Clock 1			-2.4		
	Clock 2 of 'LS196			-2.8		
	Clock 2 of 'LS197			-1.3		
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100	-20	-100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 4	16 27		16 27		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ Q<sub>A</sub> outputs are tested at specified I<sub>OL</sub> plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS196 SN74LS196		SN54LS197 SN74LS197		UNIT
				MIN	TYP	MAX	MIN	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 6	30	40	30	40	MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		8	15	8	15	ns
t <sub>PHL</sub>				13	20	14	21	
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		16	24	12	19	ns
t <sub>PHL</sub>				22	33	23	35	
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		38	57	34	51	ns
t <sub>PHL</sub>				41	62	42	63	
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		12	18	55	78	ns
t <sub>PHL</sub>				30	45	63	95	
t <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		20	30	18	27	ns
t <sub>PHL</sub>				29	44	29	44	
t <sub>PLH</sub>	Load	Any		27	41	26	39	ns
t <sub>PHL</sub>				30	45	30	45	
t <sub>PHL</sub>	Clear	Any		34	51	34	51	ns

◇ f<sub>max</sub> = maximum count frequency

t<sub>PLH</sub> = propagation delay time, low-to-high-level output, t<sub>PHL</sub> = propagation delay time, high-to-low-level output




NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 (page 7-264) except that

t<sub>r</sub> ≤ 15 ns, t<sub>f</sub> ≤ 6 ns, and V<sub>ref</sub> = 1.3 V (as opposed to 1.5 V)

# TYPES SN54S196, SN54S197, SN74S196, SN74S197

## 100-MHZ PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S196, SN54S197 Circuits	-55°C to 125°C
SN74S196, SN74S197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

7

	SN54S196, SN54S197			SN74S196, SN74S197			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Clock frequency	Clock-1 input	0	100	0		100	MHz
	Clock-2 input	0	50	0		50	
Pulse width, $t_w$	Clock-1 input	5		5			ns
	Clock-2 input	10		10			
	Clear	30		30			
	Load	5		5			
Input hold time, $t_h$	High-level data	3†		3†			ns
	Low-level data	3†		3†			
Input setup time, $t_{su}$	High-level data	6†		6†			ns
	Low-level data	6†		6†			
Count enable time, $t_{enable}$ (see Note 3)		12		12			ns
Operating free-air temperature, $T_A$		-55	125	0		70	°C

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs are both high to permit counting.

## TYPES SN54S196, SN54S197, SN74S196, SN74S197 100-MHZ PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage		0.8			0.8			V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.2			-1.2			V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	54S	2.5	3.4	2.5	3.4	V	
		74S	2.7	3.4	2.7	3.4		
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA‡	0.5			0.5			V
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	50			50			μA
i <sub>IL</sub> Low-level input current	data, count/load clear	0.75			0.75			mA
	clock 1	-8			-8			mA
	clock 2	-10			-6			mA
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-30	-110	-30	-110		mA	
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 4	54S	75	110	75	110	mA	
		74S	75	120	75	120		

NOTE 4: I<sub>CC</sub> is measured with all inputs grounded and all outputs open.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 20 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

¶ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω, See Note 7	100	140		100	140		MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		5	10		5	10		ns
t <sub>PHL</sub>				6	10		6	10		
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		5	10		5	10		ns
t <sub>PHL</sub>				8	12		8	12		
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		12	18		12	18		ns
t <sub>PHL</sub>				16	24		15	22		
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		5	10		18	27		ns
t <sub>PHL</sub>				8	12		22	33		
t <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		7	12		7	12		ns
t <sub>PHL</sub>				12	18		12	18		
t <sub>PLH</sub>	Load	Any		10	18		10	18		ns
t <sub>PHL</sub>				12	18		12	18		
t <sub>PHL</sub>	Clear	Any		26	37		26	37		ns

◇ f<sub>max</sub> = maximum input county frequency.

t<sub>PLH</sub> = propagation delay time, low-to-high-level output.

t<sub>PHL</sub> = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 on page 7-264.



TTL  
MSI

TYPES SN54198, SN54199, SN74198, SN74199  
8-BIT SHIFT REGISTERS

BULLETIN NO. DL-S 7611841, DECEMBER 1972—REVISED OCTOBER 1976

description

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Series 54 devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74 devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54198 and SN74198


These bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87 equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (Broadside) Load
- Shift Right (In the direction  $Q_A$  toward  $Q_H$ )
- Shift Left (In the direction  $Q_H$  toward  $Q_A$ )
- Inhibit Clock (Do nothing)

Synchronous parallel loading is accomplished by applying the eight bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.



positive logic: see function table

7

'198  
FUNCTION TABLE

CLEAR	MODE		CLOCK	SERIAL		PARALLEL	OUTPUTS				
	$S_1$	$S_0$		LEFT	RIGHT	A...H	$Q_A$	$Q_B$	...	$Q_G$	$Q_H$
						a...h	L	$Q_{A0}$	$Q_{B0}$	$Q_{G0}$	$Q_{H0}$
L	X	X	X	X	X	X	L	L	L	L	L
H	X	X	L	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{G0}$	$Q_{H0}$	
H	H	H	↑	X	X	a...h	a	b	g	h	
H	L	H	↑	X	H	X	H	$Q_{An}$	$Q_{Fn}$	$Q_{Gn}$	
H	L	H	↑	X	L	X	L	$Q_{An}$	$Q_{Fn}$	$Q_{Gn}$	
H	H	L	↑	H	X	X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Hn}$	H	
H	H	L	↑	L	X	X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Hn}$	L	
H	L	L	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{G0}$	$Q_{H0}$	

H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low to high level  
 a...h = the level of steady-state input at inputs A thru H, respectively.  
 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{G0}$ ,  $Q_{H0}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_G$ , or  $Q_H$ , respectively, before the indicated steady-state input conditions were established.  
 $Q_{An}$ ,  $Q_{Bn}$ , etc. = the level of  $Q_A$ ,  $Q_B$ , etc., respectively, before the most-recent ↑ transition of the clock.


# TYPES SN54199, SN74199 8-BIT SHIFT REGISTERS

## SN54199 and SN74199

These registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

- Parallel (Broadside) Load
- Shift (In the direction  $Q_A$  toward  $Q_H$ )
- Inhibit Clock (Do nothing)

Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.



Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J-K inputs. See the function table for levels required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.

These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

'199  
FUNCTION TABLE

INPUTS							OUTPUTS			
CLEAR	SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL J K	PARALLEL A...H	$Q_A$	$Q_B$	$Q_C$	...	$Q_H$
L	X	X	X	X	X	L	L	L	L	L
H	X	L	L	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$		$Q_{H0}$
H	L	L	↑	X	X	a	b	c		h
H	H	L	↑	L	H	$Q_{A0}$	$Q_{A0}$	$Q_{Bn}$		$Q_{Gn}$
H	H	L	↑	L	L	L	$Q_{An}$	$Q_{Bn}$		$Q_{Gn}$
H	H	L	↑	H	H	H	$Q_{An}$	$Q_{Bn}$		$Q_{Gn}$
H	H	L	↑	H	L	$\bar{Q}_{An}$	$Q_{An}$	$Q_{Bn}$		$Q_{Gn}$
H	X	H	↑	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{B0}$		$Q_{H0}$



H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low to high level  
 a...h = the level of steady-state input at inputs A thru H, respectively.  
 $Q_{A0}, Q_{B0}, Q_{C0} \dots Q_{H0}$  = the level of  $Q_A, Q_B,$  or  $Q_C$  thru  $Q_H$ , respectively, before the indicated steady-state input conditions were established.  
 $Q_{An}, Q_{Bn} \dots Q_{Gn}$  = the level of  $Q_A$  or  $Q_B$  thru  $Q_G$ , respectively, before the most-recent ↑ transition of the clock.

7

# TYPES SN54198, SN54199, SN74198, SN74199



## 8-BIT SHIFT REGISTERS

### functional block diagrams



7


### schematics of inputs and outputs



**TYPES SN54198, SN74198**  
**8-BIT SHIFT REGISTERS**

SN54198, SN74198

typical clear, load, right-shift, left-shift, inhibit, and clear sequences




7

**TYPES SN54199, SN74199**  
**8-BIT SHIFT REGISTERS**

SN54199, SN74199

typical clear, shift, load, and inhibit sequences

7



## TYPES SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54198 SN54199			SN74198 SN74199			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
	Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	
High-level output current, $I_{OH}$	-800			-800			$\mu$ A
Low-level output current, $I_{OL}$	16			16			mA
Clock frequency, $f_{clock}$	0			25			MHz
Width of clock or clear pulse, $t_W$ (see Figure 1)	20			20			ns
Mode-control setup time, $t_{SU}$	30			30			ns
Data setup time, $t_{SU}$ (see Figure 1)	20			20			ns
Hold time at any input, $t_H$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54198 SN54199			SN74198 SN74199			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
		$V_{IH}$ High-level input voltage	2			2		
$V_{IL}$ Low-level input voltage	0.8			0.8			V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			-1.5			V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4	2.4	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4	0.2	0.4		V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			40			$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1.6			-1.6			mA
$I_{QS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-57	-18	-57		mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Table Below}$	72	104	72	116		mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

#### TEST CONDITIONS FOR $I_{CC}$ (ALL OUTPUTS ARE OPEN)

TYPE	APPLY 4.5 V	FIRST GROUND, THEN APPLY 4.5 V	GROUND
SN54198, SN74198	Serial Input, $S_0, S_1$	Clock	Clear, Inputs A thru H
SN54199, SN74199	J, $\bar{K}$ , Inputs A thru H	Clock	Clock inhibit, Clear, Shift/Load

7

# TYPES SN54198, SN54199, SN74198, SN74199

## 8-BIT SHIFT REGISTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1	25	35		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear			23	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			20	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			17	26	ns

### PARAMETER MEASUREMENT INFORMATION


SN54198, SN74198  
TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	S1	S0	OUTPUT TESTED (SEE NOTE E)
A	4.5 V	4.5 V	$Q_A$ at $t_{n+1}$
B	4.5 V	4.5 V	$Q_B$ at $t_{n+1}$
C	4.5 V	4.5 V	$Q_C$ at $t_{n+1}$
D	4.5 V	4.5 V	$Q_D$ at $t_{n+1}$
E	4.5 V	4.5 V	$Q_E$ at $t_{n+1}$
F	4.5 V	4.5 V	$Q_F$ at $t_{n+1}$
G	4.5 V	4.5 V	$Q_G$ at $t_{n+1}$
H	4.5 V	4.5 V	$Q_H$ at $t_{n+1}$
L Serial Input	4.5 V	0 V	$Q_A$ at $t_{n+8}$
R Serial Input	0 V	4.5 V	$Q_H$ at $t_{n+8}$

SN54199, SN74199  
TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE E)
A	0 V	$Q_A$ at $t_{n+1}$
B	0 V	$Q_B$ at $t_{n+1}$
C	0 V	$Q_C$ at $t_{n+1}$
D	0 V	$Q_D$ at $t_{n+1}$
E	0 V	$Q_E$ at $t_{n+1}$
F	0 V	$Q_F$ at $t_{n+1}$
G	0 V	$Q_G$ at $t_{n+1}$
H	0 V	$Q_H$ at $t_{n+1}$
J and $\bar{K}$	4.5 V	$Q_H$ at $t_{n+8}$

7



- NOTES: A. The clock pulse has the following characteristics:  $t_w(\text{clock}) \geq 20\text{ ns}$  and  $\text{PRR} = 1\text{ MHz}$ . The clear pulse has the following characteristics:  $t_w(\text{clear}) \geq 20\text{ ns}$  and  $t_{\text{hold}} = 0\text{ ns}$ . When testing  $f_{\text{max}}$ , vary the clock PRR.
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. A clear pulse is applied prior to each test.
- E. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- F.  $t_n$  = bit time before clocking transition  
 $t_{n+1}$  = bit time after one clocking transition  
 $t_{n+8}$  = bit time after eight clocking transitions

FIGURE 1

TTL  
MSI

## TYPES SN54S226, SN74S226 4-BIT PARALLEL LATCHED BUS TRANSCEIVERS

BULLETIN NO. DL-S 7612477, OCTOBER 1976

- Universal Transceivers for Implementing System Bus Controllers
- Dual-Rank 4-Bit Transparent Latches Provide
  - Exchange of Data Between 2 Buses In One Clock Pulse
  - Bus-to-Bus Isolation
  - Rapid Data Transfer
  - Full Storage Capability
- Hysteresis at Data Inputs Enhances Noise Rejection
- Separate Output Control Inputs Provide Independent Enable/Disable for Either Bus Output
- 3-State Outputs Drive Bus Lines Directly


### description

These high-performance Schottky TTL quadruple bus transceivers employ dual-rank bidirectional four-bit transparent latches and feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The bus-management functions implemented and the high-impedance controls offered provide the designer with a controller/transceiver that interfaces and drives system bus-organized lines directly. They are particularly attractive for implementing:


Bidirectional bus transceivers  
Data-bus controllers

The bus-management functions, under control of the function-select (S1, S2) inputs, provide complete data integrity for each of the four modes described in the function table. Directional transparency provides for routing data from or to either bus, and the dual store and dual readout capabilities can be used to perform the exchange of data between the two bus lines in the equivalent of a single clock pulse. Storage of data is accomplished by selecting the latch function, setting up the data, and taking the appropriate strobe input low. As long as the strobe is held low, the data is latched for the selected function. Further control is offered through the availability of independent output controls that can be used to enable or

SN54S226 . . . J PACKAGE  
SN74S226 . . . J OR N PACKAGE



### functional block diagram



1076

### DESIGN GOAL

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-345



## TYPES SN54S226, SN74S226 4-BIT PARALLEL LATCHED BUS TRANSCEIVERS

BUS-MANAGEMENT FUNCTION TABLE

OPERATION	S2	S1	LATCH FUNCTIONS
DRIVE BUS B	L	L	Pass Bus A Data to Bus B
DRIVE BUS A	H	L	Pass Bus B Data to Bus A
EXCHANGE	H	H	Store Bus A and Bus B Data
BUS A AND B	L	H	Readout Stored Data

OUTPUT-CONTROL FUNCTION TABLE

OCAB	OCBA	OUTPUT FUNCTION
L	X	Disable Bus B Outputs (Hi-Z)
H	X	Enable Bus B Outputs
X	L	Disable Bus A Outputs (Hi-Z)
X	H	Enable Bus A Outputs

disable the outputs as shown in the output-control function table, regardless of the latch function in process. Store operations can be performed with the outputs disabled to a high impedance (Hi-Z). In the Hi-Z state the inputs/outputs neither load nor drive the bus lines significantly. The p-n-p inputs feature typically 400 millivolts of hysteresis to enhance noise rejection.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54S226	-55°C to 125°C
SN74S226	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

7

### DESIGN GOAL

7-346 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

## TYPES SN54S226, SN74S226 4-BIT PARALLEL LATCHED BUS TRANSCEIVERS

### recommended operating conditions

	SN54S226			SN74S226			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
High-level output current, $I_{OH}$			-6.5			-10.3	mA
Data setup time, $t_{SU}$	Data (A or B)		5↓			3↓	ns
	Select		5↓			3↓	
Data hold time, $t_h$	Data (A or B)		5↓			3↓	ns
	Select		5↓			3↓	
Operating free-air temperature, $T_A$			-55		125	0	70 °C

↓ The arrow indicates that the high-to-low transition of the enable input is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage				2		V	
$V_{IL}$	Low-level input voltage					0.8	V	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V	
$V_{OH}$	High-level output voltage	SN54S226	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	SN54S226	2.4	3.3	V	
		SN74S226		SN74S226	2.4	2.9		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V	
$I_{OZH}$	Off-state output current, high-level voltage applied		$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V},$ $V_O = 2.4 \text{ V}$			100	μA	
$I_{OZL}$	Off-state output current, low-level voltage applied		$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V},$ $V_O = 0.5 \text{ V}$			-100	μA	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			100	μA	
$I_{IL}$	Low-level input current		$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-300	μA	
$I_{OS}$	Short-circuit output current§		$V_{CC} = \text{MAX}$			-50	-180	mA
$I_{CC}$	Supply current		$V_{CC} = \text{MAX},$ See Note 2		125		mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all inputs (and outputs) grounded.

# TYPES SN54S226, SN74S226

## 4-BIT PARALLEL LATCHED BUS TRANSCEIVERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	B or A	$C_L = 50\text{ pF}$ , See Note 2	$R_L = 280\ \Omega$ ,	14	14	ns
$t_{PHL}$							
$t_{PLH}$	Select	Any			12	12	ns
$t_{PHL}$							
$t_{PLH}$	Strobe GBA or GAB	A or B			12	12	ns
$t_{PHL}$							
$t_{PZH}$	Output Control OCBA or OCAB	A or B			9	9	ns
$t_{PZL}$							
$t_{PHZ}$	Output Control OCBA or OCAB	A or B	7	7	ns		
$t_{PLZ}$							

$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

$t_{ZH}$   $\equiv$  output enable time to high level

$t_{ZL}$   $\equiv$  output enable time to low level

$t_{HZ}$   $\equiv$  output disable time from high level


$t_{LZ}$   $\equiv$  output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown on page 3-10.

### applications

The following examples demonstrate four fundamental bus-management functions that can be performed with the 'S226. Exchange of data on the two bus lines can be accomplished with a single high-to-low transition at S2 when S1 is high.

7



### DESIGN GOAL

7-348

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


# TYPES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7612471, OCTOBER 1976

- Bi-directional Bus Transceiver in a High-Density 20-Pin Package
- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs Reduce D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times, Port-to-Port . . . 12 ns
- Typical Enable/Disable Times . . . 17 ns

TYPE	I <sub>OL</sub> (SINK CURRENT)	I <sub>OH</sub> (SOURCE CURRENT)
SN54LS245	12 mA	-12 mA
SN74LS245	24 mA	-15 mA

SN54LS245 . . . J PACKAGE  
SN74LS245 . . . J OR N PACKAGE  
(TOP VIEW)



### description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

The SN54LS245 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS245 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

7

### schematics of inputs and outputs



FUNCTION TABLE

ENABLE $\bar{G}$ ( $t_1$ )	DIRECTION CONTROL DIR ( $t$ )	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

H = high level, L = low level, X = irrelevant

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS245	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS245	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

PARAMETER	SN54LS245			SN74LS245			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-12			-15	mA
Low-level output current, $I_{OL}$			12			24	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS245			SN74LS245			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
Hysteresis ( $V_{T+} - V_{T-}$ ) A or B input	$V_{CC} = \text{MIN}$	0.2	0.4		0.2	0.4		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$	$I_{OH} = -3 \text{ mA}$	2.4	3.4	2.4	3.4		V
		$I_{OH} = \text{MAX}$	2		2			
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 12 \text{ mA}$		0.4		0.4		V
		$I_{OL} = 24 \text{ mA}$				0.5		
$I_{OZH}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $\bar{G}$ at 2 V	$V_O = 2.7 \text{ V}$		20		20		$\mu\text{A}$
$I_{OZL}$ Off-state output current, low-level voltage applied		$V_O = 0.4 \text{ V}$		-20		-20		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$		0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_{IH} = 2.7 \text{ V}$		20			20	$\mu\text{A}$	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_{IL} = 0.4 \text{ V}$		-0.2			-0.2	mA	
$I_{OS}$ Short-circuit output current¶	$V_{CC} = \text{MAX}$	-40	-225	-40	-225		mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , Outputs open	Total, outputs high	25	46	25	46		mA
		Total, outputs low	58	100	58	100		
		Outputs at Hi-Z	64	105	64	105		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

¶ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2		12	18	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			12	18	ns
$t_{PZL}$ Output enable time to low level			20	30	ns
$t_{PZH}$ Output enable time to high level			15	25	ns
$t_{PLZ}$ Output disable time from low level	$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2		15	25	ns
$t_{PHZ}$ Output disable time from high level			10	18	ns

NOTE 2: Load circuit and waveforms are shown on page 3-11.

#### DESIGN GOAL

7-350

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

TTL  
MSI

**TYPES SN54246 THRU SN54249, SN54LS247 THRU SN54LS249,  
SN74246 THRU SN74249, SN74LS247 THRU SN74LS249  
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

BULLETIN NO. DLS 7612078, MARCH 1974—REVISED OCTOBER 1976


- |  |   |  |
|--|---|--|
| <p>'246, '247, 'LS247<br/>feature</p> <ul style="list-style-type: none"> <li>• Open-Collector Outputs Drive Indicators Directly</li> <li>• Lamp-Test Provision</li> <li>• Leading/Trailing Zero Suppression</li> </ul> | <p>'248, 'LS248<br/>feature</p> <ul style="list-style-type: none"> <li>• Internal Pull-Ups Eliminate Need for External Resistors</li> <li>• Lamp-Test Provision</li> <li>• Leading/Trailing Zero Suppression</li> </ul> | <p>'249, 'LS249<br/>feature</p> <ul style="list-style-type: none"> <li>• Open-Collector Outputs</li> <li>• Lamp-Test Provision</li> <li>• Leading/Trailing Zero Suppression</li> </ul> |
|--|---|--|

• All Circuit Types Feature Lamp Intensity Modulation Capability

TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION	PACKAGES
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE		
SN54246	low	open-collector	40 mA	30 V	320 mW	J, W
SN54247	low	open-collector	40 mA	15 V	320 mW	J, W
SN54248	high	2-kΩ pull-up	6.4 mA	5.5 V	265 mW	J, W
SN54249	high	open-collector	10 mA	5.5 V	265 mW	J, W
SN54LS247	low	open-collector	12 mA	15 V	35 mW	J, W
SN54LS248	high	2-kΩ pull-up	2 mA	5.5 V	125 mW	J, W
SN54LS249	high	open-collector	4 mA	5.5 V	40 mW	J, W
SN74246	low	open-collector	40 mA	30 V	320 mW	J, N
SN74247	low	open-collector	40 mA	15 V	320 mW	J, N
SN74248	high	2-kΩ pull-up	6.4 mA	5.5 V	265 mW	J, N
SN74249	high	open-collector	10 mA	5.5 V	265 mW	J, N
SN74LS247	low	open-collector	24 mA	15 V	35 mW	J, N
SN74LS248	high	2-kΩ pull-up	6 mA	5.5 V	125 mW	J, N
SN74LS249	high	open-collector	8 mA	5.5 V	40 mW	J, N

'246, '247, 'LS247  
(TOP VIEW)

'248, '249, 'LS248, 'LS249  
(TOP VIEW)



7

**description**

The '246 through '248 are electrically and functionally identical to the SN5446A/SN7446A, SN5447A/SN7447A, and SN5448/SN7448, respectively, and have the same pin assignments as their equivalents. Also the 'LS247 and 'LS248 are electrically and functionally identical to the SN54LS47/SN74LS47 and SN54LS48/SN74LS48, respectively, and have the same pin assignments as their equivalents. They can be used interchangeably in present or future designs to offer designers a choice between two indicator fonts. The '249 and 'LS249 are 16-pin versions of the 14-pin SN5449 and SN54LS49/SN74LS49, respectively. Included in the '249 and 'LS249 circuits is the full functional capability for lamp test and ripple blanking, which is not available in the '49 and 'LS49 circuits. The '46A, '47A, '48, '49, 'LS47, 'LS48, and 'LS49 compose the *b* and the *q* without tails and the '246 through '249 and 'LS247, 'LS248, and 'LS249


# TYPES SN54246 THRU SN54249, SN54LS247 THRU SN54LS249, SN74246 THRU SN74249, SN74LS247 THRU SN74LS249 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

description (continued)

compose the 5 and the 9 with tails. Composition of all other characters, including display patterns for BCD inputs above nine, is identical. The '246, '247, and 'LS247 feature active-low outputs designed for driving indicators directly, and the '248, '249, 'LS248, and 'LS249 feature active-high outputs for driving lamp buffers. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

All of these circuits incorporate automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) of these types may be performed at any time when the BI/RBO node is at a high level. All types contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

Series 54 and Series 54LS devices are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74 and Series 74LS devices are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



'246, '247, 'LS247  
FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF	
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON	
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON	ON	
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	
9	H	X	H	L	L	H	H	ON	ON	ON	ON	OFF	ON	ON	
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON	
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON	
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	

7

H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.

3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).

4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

† BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

# TYPES SN54246 THRU SN54249, SN54LS247 THRU SN54LS249, SN74246 THRU SN74249, SN74LS247 THRU SN74LS249 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

'248, '249, 'LS248, 'LS249



FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	H	H	H	H	H	L	1	
1	H	X	L	L	L	H	H	L	H	H	L	L	L	1	
2	H	X	L	L	H	L	H	H	H	L	H	H	L	1	
3	H	X	L	L	H	H	H	H	H	H	L	L	H	1	
4	H	X	L	H	L	L	H	L	H	H	L	L	H	1	
5	H	X	L	H	L	H	H	H	L	H	H	L	H	1	
6	H	X	L	H	H	L	H	H	L	H	H	H	H	1	
7	H	X	L	H	H	H	H	H	H	H	L	L	L	1	
8	H	X	H	L	L	L	H	H	H	H	H	H	H	1	
9	H	X	H	L	L	H	H	H	H	H	L	H	H	1	
10	H	X	H	L	H	L	H	L	L	L	H	H	L	1	
11	H	X	H	L	H	H	H	L	L	H	H	L	L	1	
12	H	X	H	H	L	L	H	L	H	L	L	L	H	1	
13	H	X	H	H	L	H	H	H	L	L	L	H	L	1	
14	H	X	H	H	H	L	H	L	L	L	H	H	H	1	
15	H	X	H	H	H	H	H	L	L	L	L	L	L	1	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	2	
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	3	
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	4	

H = high level, L = low level, X = irrelevant

- NOTES:
1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
  2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.
  3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).
  4. When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.

† BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).



7




# TYPES SN54246 THRU SN54249, SN74246 THRU SN74249


## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

schematics of inputs and outputs


'246, '247, '248, '249




'246, '247, '248, '249




'246, '247



'248



'249




7


## TYPES SN54LS247 THRU SN54LS249, SN74LS247 THRU SN74LS249 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

schematics of inputs and outputs


'LS247, 'LS248, 'LS249




'LS247, 'LS248, 'LS249




'LS247



'LS248



'LS249



7

# TYPES SN54246, SN54247, SN74246, SN74247

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED MARCH 1974

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54246, SN54247	-55°C to 125°C
SN74246, SN74247	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54246			SN54247			SN74246			SN74247			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$ a thru g	30			15			30			15			V
On-state output current, $I_{O(on)}$ a thru g	40			40			40			40			mA
High-level output current, $I_{OH}$ BI/RBO	-200			-200			-200			-200			$\mu$ A
Low-level output current, $I_{OL}$ BI/RBO	8			8			8			8			mA
Operating free-air temperature, $T_A$	-55 125			-55 125			0 70			0 70			°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage						0.8	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$				1.5	V
$V_{OH}$	High-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -200 \mu\text{A}$		2.4	3.7		V
$V_{OL}$	Low-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 8 \text{ mA}$		0.27	0.4		V
$I_{O(off)}$	Off-state output current	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{O(off)} = \text{MAX}$				250	$\mu$ A
$V_{O(on)}$	On-state output voltage	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{O(on)} = 40 \text{ mA}$		0.3	0.4		V
$I_I$	Input current at maximum input voltage	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$				1	mA
$I_{IH}$	High-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$				40	$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$				-1.6	mA
		BI/RBO						
$I_{OS}$	Short-circuit output current	BI/RBO	$V_{CC} = \text{MAX}$				-4	mA
$I_{CC}$	Supply current		$V_{CC} = \text{MAX}, \text{ See Note 2}$		64	103		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input	$C_L = 15 \text{ pF}, R_L = 120 \Omega,$ See Note 3			100	ns
$t_{on}$	Turn-on time from A input				100	
$t_{off}$	Turn-off time from RBI input				100	ns
$t_{on}$	Turn-on time from RBI input				100	

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10;  $t_{off}$  corresponds to  $t_{pLH}$  and  $t_{on}$  corresponds to  $t_{pHL}$ .

## TYPES SN54LS247, SN74LS247

### BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Peak output current ( $t_W \leq 1$ ms, duty cycle $\leq 10\%$ )	200 mA
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54LS247	-55°C to 125°C
SN74LS247	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SN54LS247			SN74LS247			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$	a thru g			15			V
On-state output current, $I_{O(on)}$	a thru g			12			mA
High-level output current, $I_{OH}$	BI/RBO			-50			$\mu$ A
Low-level output current, $I_{OL}$	BI/RBO			1.6			mA
Operating free-air temperature, $T_A$	-55	125		0	70		°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS247		SN74LS247		UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage		0.7		0.8		V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18$ mA	-1.5		-1.5		V
$V_{OH}$	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2$ V, $V_{IL} = V_{IL \text{ max}}, I_{OH} = -50$ $\mu$ A	2.4	4.2	2.4	4.2	V
$V_{OL}$	Low-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2$ V, $V_{IL} = V_{IL \text{ max}}$	0.25 0.4		0.35 0.5		V
$I_{O(off)}$	Off-state output current	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2$ V, $V_{IL} = V_{IL \text{ max}}, V_{O(off)} = 15$ V	250		250		$\mu$ A
$V_{O(on)}$	On-state output voltage	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2$ V, $V_{IL} = V_{IL \text{ max}}$	0.25 0.4		0.35 0.5		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7$ V	0.1		0.1		mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7$ V	20		20		$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO	-0.4		-0.4		mA
		BI/RBO	-1.2		-1.2		
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3	-2	-0.3	-2	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2	7	13	7	13	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ$  C.

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

#### switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ$ C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input			100	ns
$t_{on}$	Turn-on time from A input			100	
$t_{off}$	Turn-off time from RBI input			100	ns
$t_{on}$	Turn-on time from RBI input			100	

$C_L = 15$  pF,  $R_L = 665 \Omega$ ,  
See Note 4

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11;  $t_{off}$  corresponds to  $t_{pLH}$  and  $t_{on}$  corresponds to  $t_{pHL}$ .

# TYPES SN54248, SN74248

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED MARCH 1974

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54248	-55°C to 125°C
SN74248	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.

### recommended operating conditions

	SN54248			SN74248			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	a thru g		-400			-400	$\mu$ A
	BI/RBO		-200			-200	
Low-level output current, $I_{OL}$	a thru g		6.4			6.4	mA
	BI/RBO		8			8	
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	a thru g	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	2.4	4.2	V
		BI/RBO		2.4	3.7	
$I_O$	Output current	a thru g	$V_{CC} = \text{MIN}, V_O = 0.85 \text{ V},$ Input conditions as for $V_{OH}$	-1.3	-2	mA
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = \text{MAX}$	0.27	0.4	V
$I_I$	Input current at maximum input voltage	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		1	mA
$I_{IH}$	High-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	mA
		BI/RBO			-4	
$I_{OS}$	Short-circuit output current	BI/RBO	$V_{CC} = \text{MAX}$		-4	mA
$I_{CC}$	Supply current		$V_{CC} = \text{MAX},$ See Note 2	53	90	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega,$ See Note 5			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input				100	
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input				100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input				100	

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS248, SN74LS248

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS248	-55°C to 125°C
SN74LS248	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN54LS248			SN74LS248			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	a thru g	-100		-100			$\mu$ A
	BI/RBO	-50		-50			
Low-level output current, $I_{OL}$	a thru g	2		6			mA
	BI/RBO	1.6		3.2			
Operating free-air temperature, $T_A$	-55	125		0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS248			SN74LS248			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	High-level output voltage	a thru g and BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	2.4	4.2		2.4	4.2		V
$I_O$	Output current	a thru g $V_{CC} = \text{MIN}, V_O = 0.85 \text{ V},$ Input conditions as for $V_{OH}$	-1.3	-2		-1.3	-2		mA
$V_{OL}$	Low-level output voltage	a thru g $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 2 \text{ mA}$		0.25	0.4	$I_{OL} = 2 \text{ mA}$		V
		BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 6 \text{ mA}$				0.35	0.5	V
			$I_{OL} = 1.6 \text{ mA}$		0.25	0.4	$I_{OL} = 3.2 \text{ mA}$		V
$I_I$	Input current at maximum input voltage	Any input except BI/BRO $V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
		BI/RBO			-1.2			-1.2	
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3		-2	-0.3		-2	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2	25	38		25	38		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 4 \text{ k}\Omega,$			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input	See Note 6			100	
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input	$C_L = 15 \text{ pF}, R_L = 6 \text{ k}\Omega,$			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input	See Note 6			100	

NOTE 6: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54249, SN74249

### BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54249	-55°C to 125°C
SN74249	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SN54249			SN74249			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$	5.5			5.5			V
High-level output current, $I_{OH}$	BI/RBO			-200			$\mu$ A
Low-level output current, $I_{OL}$	a thru g			10			10
	BI/RBO			8			8
Operating free-air temperature, $T_A$	-55			125			0
				70			°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage		0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.5			V
$V_{OH}$	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.7		V
$I_{OH}$	High-level output current	a thru g $V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 5.5 \text{ V}$			250	$\mu$ A
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = \text{MAX}$	0.27	0.4		V
$I_I$	Input current at maximum input voltage	Any input except BI/RBO $V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$			1	mA
$I_{IH}$	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$	Low-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
		BI/RBO			-4	
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$			-4	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2	53		90	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 5			100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input				100	
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input				100	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input				100	

NOTE 5: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS249, SN74LS249

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Current forced into any output in the offstate	1 mA
Operating free-air temperature range: SN54LS249	-55°C to 125°C
SN74LS249	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS249			SN74LS249			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$	a thru g			5.5			V
High-level output current, $I_{OH}$	BI/RBO			-50			μA
Low-level output current, $I_{OL}$	a thru g			4			mA
	BI/RBO			1.6			
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS249		SN74LS249		UNIT
			MIN	TYP‡	MAX	MIN	
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage		0.7		0.8		V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5		-1.5		V
$V_{OH}$	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -50 \text{ μA}$	2.4	4.2	2.4	4.2	V
$I_{OH}$	High-level output current	a thru g $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$	250		250		μA
$V_{OL}$	Low-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 1.6 \text{ mA}$		0.25	0.4	V
			$I_{OL} = 3.2 \text{ mA}$		0.35 0.5		
		a thru g $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25 0.4
			$I_{OL} = 8 \text{ mA}$		0.35 0.5		
$I_I$	Input current at maximum input voltage	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1		0.1		mA
$I_{IH}$	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20		20		μA
$I_{IL}$	Low-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4		-0.4		mA
		BI/RBO	-1.2		-1.2		
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3	-2	-0.3	-2	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2	8	15	8	15	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Propagation delay time, high-to-low-level output from A input	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$		100		ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from A input	See Note 6		100		
$t_{PHL}$	Propagation delay time, high-to-low-level output from RBI input	$C_L = 15 \text{ pF}, R_L = 6 \text{ k}\Omega$		100		ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from RBI input	See Note 6		100		

NOTE 6: Load circuit and voltage waveforms are shown on page 3-11.




TTL  
MSI

# TYPES SN54251, SN54LS251, SN54S251, SN74251, SN74LS251 (TIM9905), SN74S251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7611834, DECEMBER 1972—REVISED OCTOBER 1976


SN54251, SN54LS251, SN54S251 . . . J OR W PACKAGE  
SN74251, SN74LS251, SN74S251 . . . J OR N PACKAGE  
(TOP VIEW)



- Three-State Versions of '151, 'LS151, 'S151
- Three-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Permit Multiplexing from N-lines to One Line
- Complementary Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL and DTL Circuits

TYPE	MAX NO. OF COMMON OUTPUTS	TYPICAL DELAY TIME (D TO Y)	AVG PROP DELAY TIME (D TO Y)	TYPICAL POWER DISSIPATION
SN54251	49	17 ns	17 ns	250 mW
SN74251	129	17 ns	17 ns	250 mW
SN54LS251	49	17 ns	17 ns	35 mW
SN74LS251	129	17 ns	17 ns	35 mW
SN54S251	39	8 ns	8 ns	275 mW
SN74S251	129	8 ns	8 ns	275 mW

functional block diagram



## description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources and feature a strobe-controlled three-state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time. The SN54251 and SN74251 have output clamp diodes to attenuate reflections on the bus line.

FUNCTION TABLE

INPUTS			STROBE S	OUTPUTS	
SELECT C	B	A		Y	W
X	X	X	H	Z	Z
L	L	L	L	D0	D0
L	L	H	L	D1	D1
L	H	L	L	D2	D2
L	H	H	L	D3	D3
H	L	L	L	D4	D4
H	L	H	L	D5	D5
H	H	L	L	D6	D6
H	H	H	L	D7	D7

H = high logic level, L = low logic level  
X = irrelevant, Z = high impedance (off)  
D0, D1 . . . D7 = the level of the respective D input

7

## TYPES SN54251, SN74251

### DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54251	-55°C to 125°C
SN74251	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54251			SN74251			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2			-5.2	mA
Low-level output current, $I_{OL}$			16			16	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_{O(\text{off})}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$		$V_O = 2.4 \text{ V}$ $V_O = 0.4 \text{ V}$	40 -40	$\mu\text{A}$
$V_O$ Output clamp voltage	$V_{CC} = \text{MAX}$ , $V_{IH} = 4.5 \text{ V}$		$I_O = -12 \text{ mA}$ $I_O = 12 \text{ mA}$	-1.5 $V_{CC} + 1.5$	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , All inputs at 4.5 V, All outputs open		38	62	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

7

## TYPES SN54251, SN74251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS



switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 50\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 2	29	45	ns	
$t_{PHL}$				28	45		
$t_{PLH}$	A, B, or C (3 levels)	W		20	33	ns	
$t_{PHL}$				21	33		
$t_{PLH}$	Any D	Y		17	28	ns	
$t_{PHL}$				18	28		
$t_{PLH}$	Any D	W		10	15	ns	
$t_{PHL}$				9	15		
$t_{ZH}$	Strobe	Y		17	27	ns	
$t_{ZL}$				26	40		
$t_{ZH}$	Strobe	W	17	27	ns		
$t_{ZL}$			24	40			
$t_{HZ}$	Strobe	Y	5	8	ns		
$t_{LZ}$			15	23			
$t_{HZ}$	Strobe	W	5	8	ns		
$t_{LZ}$			15	23			

<sup>†</sup>  $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output  
 $t_{ZH}$   $\equiv$  Output enable time to high level  
 $t_{ZL}$   $\equiv$  Output enable time to low level  
 $t_{HZ}$   $\equiv$  Output disable time from high level  
 $t_{LZ}$   $\equiv$  Output disable time from low level  
 NOTE 2: See load circuits and waveforms on page 3-10.

### schematics of inputs and outputs

7



# TYPES SN54LS251, SN74LS251 (TIM9905)

## DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS251	55°C to 125°C
SN74LS251	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS251			SN74LS251			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS251			SN74LS251			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage			0.7			0.8		V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V	
$V_{OL}$ Low-level voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4		0.25	0.4	V
							0.35	0.5	
$I_{O(\text{off})}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}$			20			20		μA
				-20			-20		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20		μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4		mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-30		-130	-30		-130		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 3			6.1	10		6.1	10	mA
				7.1	12		7.1	12	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3:  $I_{CC}$  is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:

- A. Strobe grounded.
- B. Strobe at 4.5 V.

# TYPES SN54LS251, SN74LS251 (TIM9905) DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS



switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Note 4	29	45	ns	
$t_{PHL}$				28	45		
$t_{PLH}$	A, B, or C (3 levels)	W		20	33	ns	
$t_{PHL}$				21	33		
$t_{PLH}$	Any D	Y		17	28	ns	
$t_{PHL}$				18	28		
$t_{PLH}$	Any D	W		10	15	ns	
$t_{PHL}$				9	15		
$t_{ZH}$	Strobe	Y		30	45	ns	
$t_{ZL}$				26	40		
$t_{ZH}$	Strobe	W		17	27	ns	
$t_{ZL}$				24	40		
$t_{HZ}$	Strobe	Y	30	45	ns		
$t_{LZ}$			15	25			
$t_{HZ}$	Strobe	W	37	55	ns		
$t_{LZ}$			15	25			

†  $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output  
 $t_{ZH}$   $\equiv$  Output enable time to high level  
 $t_{ZL}$   $\equiv$  Output enable time to low level  
 $t_{HZ}$   $\equiv$  Output disable time from high level  
 $t_{LZ}$   $\equiv$  Output disable time from low level

NOTE 4: See load circuits and waveforms on page 3-11.

## schematics of inputs and outputs



7

## TYPES SN54S251, SN74S251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54S251	-55°C to 125°C
SN74S251	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN54S251			SN74S251			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2			-6.5	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-65		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	SN54S <sup>*</sup>	2.4	3.4	V
		SN74S <sup>*</sup>	2.4	3.2	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V
$I_{O(\text{off})}$ Off-state (high-impedance-state) output current	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}$	$V_O = 2.4 \text{ V}$		50	$\mu\text{A}$
		$V_O = 0.5 \text{ V}$		-50	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-40		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ All inputs at 4.5 V, All outputs open		55	85	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# TYPES SN54S251, SN74S251



## DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, or C (4 levels)	Y	$C_L = 15\text{ pF}$ , $R_L = 280\ \Omega$ , See Note 2	12	18	ns	
$t_{PHL}$				13	19.5		
$t_{PLH}$	A, B, or C (3 levels)	W		10	15	ns	
$t_{PHL}$				9	13.5		
$t_{PLH}$	Any D	Y		8	12	ns	
$t_{PHL}$				8	12		
$t_{PLH}$	Any D	W		4.5	7	ns	
$t_{PHL}$				4.5	7		
$t_{ZH}$	Strobe	Y	$C_L = 50\text{ pF}$ , $R_L = 280\ \Omega$ , See Note 2	13	19.5	ns	
$t_{ZL}$				14	21		
$t_{ZH}$	Strobe	W		13	19.5	ns	
$t_{ZL}$				14	21		
$t_{HZ}$	Strobe	Y		$C_L = 5\text{ pF}$ , $R_L = 280\ \Omega$ , See Note 2	5.5	8.5	ns
$t_{LZ}$					9	14	
$t_{HZ}$	Strobe	W			5.5	8.5	ns
$t_{LZ}$					9	14	

<sup>†</sup> $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output  
 $t_{ZH}$   $\equiv$  Output enable time to high level  
 $t_{ZL}$   $\equiv$  Output enable time to low level  
 $t_{HZ}$   $\equiv$  Output disable time from high level  
 $t_{LZ}$   $\equiv$  Output disable time from low level  
 NOTE 2: See load circuits and waveforms on page 3-10.

### schematics of inputs and outputs



7


TTL  
MSI

## TYPES SN54LS253, SN74LS253 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7611790, SEPTEMBER 1972—REVISED OCTOBER 1976

- Three-State Version of SN54LS153/SN74LS153
- Schottky-Diode-Clamped Transistors
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Typical Average Propagation Delay Times:  
Data Input to Output . . . 12 ns  
Control Input to Output . . . 16 ns  
Select Input to Output . . . 21 ns
- Fully Compatible with Most TTL and DTL Circuits
- Low Power Dissipation . . . 35 mW Typical (Enabled)

SN54LS253 . . . J OR W PACKAGE  
SN74LS253 . . . J OR N PACKAGE  
(TOP VIEW)



**description**

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.

The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low-impedance of the single enabled output will drive the bus line to a high or low logic level.


**logic**

FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT CONTROL		OUTPUT
B	A	C0	C1	C2	C3	G	Y	
X	X	X	X	X	X	H	Z	
L	L	L	X	X	X	L	L	
L	L	H	X	X	X	L	H	
L	H	X	L	X	X	L	L	
L	H	X	H	X	X	L	H	
H	L	X	X	L	X	L	L	
H	L	X	X	H	X	L	H	
H	H	X	X	X	L	L	L	
H	H	X	X	X	H	L	H	

Address inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant, Z = high impedance (off)

**functional block diagram**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS253	-55°C to 125°C
SN74LS253	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



# TYPES SN54LS253, SN74LS253 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/ MULTIPLEXERS WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

## recommended operating conditions

	SN54LS253			SN74LS253			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-65		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS253			SN74LS253			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25 0.4		0.25 0.4 0.5		V
$I_{OZ}$ Off-State (high-impedance state) output current	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}$		$V_O = 2.7 \text{ V}$ $V_O = 0.4 \text{ V}$	20 -20		20 -20		μA
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1		0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20		20		μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4		-0.4		mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-30		-130	-30		-130	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2		Condition A Condition B	7 8.5	12 14	7 8.5	12 14	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration for the short-circuit should exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs open under the following conditions:

- A. All inputs grounded.
- B. Output control at 4.5 V, all inputs grounded.

7

## switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3	17	25	ns	
$t_{PHL}$				13	20		
$t_{PLH}$	Select	Y		30	45	ns	
$t_{PHL}$				21	32		
$t_{ZH}$	Output	Y		15	28	ns	
$t_{ZL}$				15	23		
$t_{HZ}$	Output	Y	$C_L = 5 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3	27	41	ns	
$t_{LZ}$				18	27		


¶  $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output  
 $t_{PHL}$  ≡ Propagation delay time, high-to-low-level output  
 $t_{ZH}$  ≡ Output enable time to high level  
 $t_{ZL}$  ≡ Output enable time to low level  
 $t_{HZ}$  ≡ Output disable time from high level  
 $t_{LZ}$  ≡ Output disable time from low level

NOTE 3: Load circuit and waveforms are shown on page 3-11.

# TYPES SN54LS253, SN74LS253 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/ MULTIPLEXERS WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

schematic (each selector/multiplexer, and the common select section)



7

△ . . . V<sub>CC</sub> bus

Resistor values shown are nominal and in ohms.

TTL  
MSI

## TYPES SN54LS257A, SN54LS258A, SN54S257, SN54S258, SN74LS257A, SN74LS258A, SN74S257, SN74S258 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7611734, OCTOBER 1976

- Three-State Outputs Interface Directly with System Bus
- 'LS257A and 'LS258A Offer Three Times the Sink-Current Capability of the Original 'LS257 and 'LS258
- Same Pin Assignments as SN54LS157, SN74LS157, SN54S157, SN74S157, and SN54LS158, SN74LS158, SN54S158, SN74S158
- Provides Bus Interface from Multiple Sources in High-Performance Systems

	AVERAGE PROPAGATION DELAY FROM DATA INPUT	TYPICAL POWER DISSIPATION <sup>◊</sup>
'LS257A	12 ns	60 mW
'LS258A	12 ns	60 mW
'S257	4.8 ns	320 mW
'S258	4 ns	280 mW

<sup>◊</sup>Off state (worst case)


### description

These Schottky-clamped high-performance multiplexers feature three-state outputs that can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-enable circuitry is designed such that the output disable times are shorter than the output enable times.

This three-state output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.


Series 54LS and 54S are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74LS and 74S are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54LS257A, SN54S257 . . . J OR W PACKAGE  
SN74LS257A, SN74S257 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54LS258A, SN54S258 . . . J OR W PACKAGE  
SN74LS258A, SN74S258 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table


FUNCTION TABLE

OUTPUT CONTROL	SELECT	INPUTS		OUTPUT Y	
		A	B	'LS257A 'S257	'LS258A 'S258
H	X	X	X	Z	Z
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L


H = high level, L = low level, X = irrelevant, Z = high impedance (off)

# TYPES SN54LS257A, SN54LS258A, SN54S257, SN54S258, SN74LS257A, SN74LS258A, SN74S257, SN74S258 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

## functional block diagrams



## schematics of inputs and outputs



7

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: 'LS257A, 'LS258A Circuits	7 V
'S257, 'S258 Circuits	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS', SN54S' Circuits	-55°C to 125°C
SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54LS257A, SN54LS258A, SN74LS257A, SN74LS258A QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			12			24	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_{OZH}$	Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_O = 2.4 \text{ V}$			20			20	µA
$I_{OZL}$	Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_O = 0.4 \text{ V}$			-20			-20	µA
$I_I$	Input current at maximum input voltage	S input			0.2			0.2	mA
		Any other			0.1			0.1	
$I_{IH}$	High-level input current	S input			40			40	µA
		Any other			20			20	
$I_{IL}$	Low-level input current	S input			-0.8			-0.8	mA
		Any other			-0.4			-0.4	
$I_{OS}$	Short-circuit output current‡	$V_{CC} = \text{MAX}$	-30		-130	-30		-130	mA
$I_{CC}$	Supply current	All outputs high	$V_{CC} = \text{MAX},$ See Note 2	'LS257A	6.2	10	6.2	10	mA
		All outputs low			10	16	10	16	
		All outputs off			12	19	12	19	
		All outputs high			4	7	4.5	7	
		All outputs low			8.8	14	8.8	14	
		All outputs off			12	19	12	19	

7

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}, R_L = 667 \text{ k}\Omega$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS257A			'LS258A			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Data	Any	$C_L = 45 \text{ pF},$ See Note 3	12	18		12	18	ns	
$t_{PHL}$				12	18		12	18		
$t_{PLH}$	Select	Any		14	21		14	21	ns	
$t_{PHL}$				14	21		14	21		
$t_{pZH}$	Output Control	Any		20	30		20	30	ns	
$t_{pZL}$				20	30		20	30		
$t_{PHZ}$	Output Control	Any		$C_L = 5 \text{ pF},$ See Note 3	18	30		18	30	ns
$t_{PLZ}$				16	25		16	25		

¶ $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

$t_{pZH}$  = output enable time to high level

NOTE 3: Load circuit and waveforms are shown on page 3-11.

$t_{pZL}$  = output enable time to low level

$t_{PHZ}$  = output disable time from high level

$t_{PLZ}$  = output disable time from low level

### DESIGN GOAL

7-374

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPES SN54S257, SN54S258, SN74S257, SN74S258 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### recommended operating conditions

	SN54S257, SN54S258			SN74S257, SN74S258			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2			-6.5	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54S257, SN74S257			SN54S258, SN74S258			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage		0.8			0.8			V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.2			-1.2			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	SN54S' 2.4	SN54S' 3.4		SN74S' 2.4	SN74S' 3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$	0.5			0.5			V
$I_{OZH}$	Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_O = 2.4 \text{ V}$	50			50			µA
$I_{OZL}$	Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_O = 0.5 \text{ V}$	-50			-50			µA
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA
$I_{IH}$	High-level input current	S input	100			100			µA
		Any other	50			50			
$I_{IL}$	Low-level input current	S input	-4			-4			mA
		Any other	-2			-2			
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-40	-100		-40	-100	mA	
$I_{CC}$	Supply current	All outputs high	44	68		36	56	mA	
		All outputs low	60	93		52	81		
		All outputs off	64	99		56	87		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}, R_L = 280 \Omega$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S257, SN74S257			SN54S258, SN74S258			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Data	Any	$C_L = 15 \text{ pF},$ See Note 4	5	7.5		4	6	ns	
$t_{PHL}$				4.5	6.5		4	6		
$t_{PLH}$	Select	Any		8.5	15		8	12	ns	
$t_{PHL}$				8.5	15		7.5	12		
$t_{PZH}$	Output Control	Any		13	19.5		13	19.5	ns	
$t_{PZL}$				14	21		14	21		
$t_{PHZ}$	Output Control	Any	$C_L = 5 \text{ pF},$ See Note 4	5.5	8.5		5.5	8.5	ns	
$t_{PLZ}$				9	14		9	14		

¶  $t_{PLH}$  ≡ propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ propagation delay time, high-to-low-level output

$t_{PZH}$  ≡ output enable time to high level

$t_{PZL}$  ≡ output enable time to low level

$t_{PZH}$  ≡ output disable time from high level

$t_{PLZ}$  ≡ output disable time from low level

NOTE 4: Load circuit and waveforms are shown on pages 3-10.

# TTL TYPES SN54259, SN54LS259, SN74259, SN74LS259 (TIM9906) MSI 8-BIT ADDRESSABLE LATCHES


BULLETIN NO. DL-S 7612347, OCTOBER 1976

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplifies Expansion
- Direct Replacement for Fairchild 9334
- Expandable for N-Bit Applications
- Four Distinct Functional Modes
- Typical Propagation Delay Times:

	'259	'LS259
Enable-to-Output . . .	12	17
Data-to-Output . . .	12	18
Address-to-Output . .	16	20
Clear-to-Output . . .	16	20

- Fan-Out
  - $I_{OL}$  (Sink Current)
    - '259 . . . . . 16 mA
    - SN54LS259 . . . . . 4 mA
    - SN74LS259 . . . . . 8 mA
  - $I_{OH}$  (Source Current)
    - '259 . . . . . -0.8 mA
    - 'LS259 . . . . . -0.4 mA
- Typical  $I_{CC}$ 
  - '259 . . . . . 60 mA
  - 'LS259 . . . . . 22 mA

SN54259, SN54LS259 . . . J OR W PACKAGE  
SN74259, SN74LS259 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table

## description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

FUNCTION TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	G			
H	L	D	$Q_{i0}$	Addressable Latch
H	H	$Q_{i0}$	$Q_{i0}$	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

LATCH SELECTION TABLE

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7


H ≡ high level, L ≡ low level

D ≡ the level at the data input

$Q_{i0}$  ≡ the level of  $Q_i$  ( $i = 0, 1, \dots, 7$ , as appropriate) before the indicated steady-state input conditions were established.

## TYPES SN54259, SN54LS259, SN74259, SN74LS259 (TIM9906) 8-BIT ADDRESSABLE LATCHES

### schematic of inputs and outputs



7

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage: SN54259, SN74259	5.5 V
SN54LS259, SN74LS259	7 V
Operating free-air temperature range: SN54259, SN54LS259	-55°C to 125°C
SN74259, SN74LS259	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



# TYPES SN54259, SN74259

## 8-BIT ADDRESSABLE LATCHES

### recommended operating conditions

	SN54259			SN74259			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of clear or enable pulse, $t_w$		15			15		ns
Setup time, $t_{SU}$	Data	15 $\uparrow$		15 $\uparrow$			ns
	Address	5 $\uparrow$		5 $\uparrow$			
Hold time, $t_H$	Data	0 $\uparrow$		0 $\uparrow$			ns
	Address	20 $\uparrow$		20 $\uparrow$			
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

$\uparrow$ The arrow indicates that the rising edge of the enable pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS $\dagger$	SN54259			SN74259			UNIT
		MIN	TYP $\ddagger$	MAX	MIN	TYP $\ddagger$	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = 12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2	0.4		0.2	0.4		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	Enable			80			80	$\mu$ A
	Other inputs			40			40	
$I_{IL}$ Low-level input current	Enable			-3.2			-3.2	mA
	Other inputs			-1.6			-1.6	
$I_{OS}$ Short-circuit output current $\S$	$V_{CC} = \text{MAX}$	-18		-57	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	60	90		60	90		mA

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$\ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

$\S$ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
$t_{PHL}$	Clear	Any Q	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3		16	25	ns		
$t_{PLH}$	Data	Any Q			14	24			
$t_{PHL}$				Address	Any Q		11	20	ns
$t_{PLH}$		15				28			
$t_{PHL}$	Enable	Any Q					17	28	ns
$t_{PLH}$							12	20	
$t_{PHL}$					11	20	ns		

$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit is shown on page 3-10.

## TYPES SN54LS259, SN74LS259 (TIM9906) 8-BIT ADDRESSABLE LATCHES

### recommended operating conditions

	SN54LS259			SN74LS259			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of clear or enable pulse, $t_w$	15			15			ns
Setup time, $t_{su}$	Data	15 $\uparrow$		15 $\uparrow$			ns
	Address	15 $\uparrow$		15 $\uparrow$			ns
Hold time, $t_h$	Data	0 $\uparrow$		0 $\uparrow$			ns
	Address	0 $\uparrow$		0 $\uparrow$			ns
Operating free-air temperature, $T_A$	-55	125		0	70		$^{\circ}$ C

$\uparrow$ The arrow indicates that the rising edge of the enable pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS $\dagger$	SN54LS259			SN74LS259			UNIT
		MIN	TYP $\ddagger$	MAX	MIN	TYP $\ddagger$	MAX	
$V_{IH}$ High level input voltage		2			2			V
$V_{IL}$ Low level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}$ $V_{IL} = V_{IL \text{ max}}, I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}},$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4	V
		$I_{OL} = 8 \text{ mA}$				0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current $\S$	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2		22	36		22	36	mA

$\dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$\ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

$\S$  Not more than one output should be shorted at a time, and duration short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PHL}$	Clear	Any Q	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 3		17	27	ns
$t_{PLH}$	Data	Any Q			20	32	ns
$t_{PHL}$					13	21	
$t_{PLH}$	Address	Any Q			24	38	ns
$t_{PHL}$					18	29	
$t_{PLH}$	Enable	Any Q			22	35	ns
$t_{PHL}$					15	24	

$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit is shown on page 3-11.

TTL  
MSI

## TYPES SN54LS261, SN74LS261 2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS

BULLETIN NO. DL-S 7612123, MARCH 1974—REVISED OCTOBER 1976

- Fast Multiplication . . . 5-Bit Product in 26 ns Typ
- Power Dissipation . . . 110 mW Typical
- Latch Outputs for Synchronous Operation
- Expandable for m-Bit-by-n-Bit Applications
- Fully Compatible with Most TTL and Other Saturated Low-Level Logic Families
- Diode-Clamped Inputs Simplify System Design

### description

These low-power Schottky circuits are designed to be used in parallel multiplication applications. They perform binary multiplication in two's-complement form, two bits at a time.


The M inputs are for the multiplier bits and the B inputs are for the multiplicand. The Q outputs represent the partial product as a recoded base-4 number. This recoding effectively reduces the Wallace-tree hardware requirements by a factor of two.

The outputs represent partial products in one's-complement form generated as a result of multiplication. A simple rounding scheme using two additional gates is needed for each partial product to generate two's complement.


The leading (most-significant) bit of the product is inverted for ease in extending the sign to square (left justify) the partial-product bits.

The SN54LS261 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS261 for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### schematics of inputs and outputs



SN54LS261 . . . J OR W PACKAGE  
SN74LS261 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see description


FUNCTION TABLE

LATCH CONTROL G	MULTIPLIER			OUTPUTS				
	M2	M1	M0	$\bar{Q}_4$	Q3	Q2	Q1	Q0
L	X	X	X	$\bar{Q}_{40}$	Q30	Q20	Q10	Q00
H	L	L	L	H	L	L	L	L
H	L	L	H	$\bar{B}_4$	B4	B3	B2	B1
H	L	H	L	$\bar{B}_4$	B4	B3	B2	B1
H	L	H	H	$\bar{B}_4$	B3	B2	B1	B0
H	H	L	L	B4	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$	$\bar{B}_0$
H	H	L	H	B4	$\bar{B}_4$	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$
H	H	H	L	B4	$\bar{B}_4$	$\bar{B}_3$	$\bar{B}_2$	$\bar{B}_1$
H	H	H	H	H	L	L	L	L

H = high level, L = low level, X = irrelevant  
 $\bar{Q}_{40}$  . . .  $Q_{00}$  = The logic level of the same output before the high-to-low transition of G.  
 B4 . . . B0 = The logic level of the indicated multiplicand (B) input.

**TYPES SN54LS261, SN74LS261**  
**2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS**

functional block diagram



7

# TYPES SN54LS261, SN74LS261

## 2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS261	-55°C to 125°C
SN74LS261	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS261			SN74LS261			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of enable pulse, $t_w$		25			25		ns
Setup time, $t_{su}$	Any M input	17 $\downarrow$		17 $\downarrow$			ns
	Any B input	15 $\downarrow$		15 $\downarrow$			
Hold time, $t_h$	Any M input	0 $\downarrow$		0 $\downarrow$			ns
	Any B input	0 $\downarrow$		0 $\downarrow$			
Operating free-air temperature, $T_A$		-55	125		0	70	°C

$\downarrow$ The arrow indicates that the falling edge of the enable pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS261			SN74LS261			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4	0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	$I_{OL} = 4 \text{ mA}$		0.2		0.2		mA
		$I_{OL} = 8 \text{ mA}$		0.1		0.1		
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	MO or MI		40		40		$\mu$ A
		All others		20		20		
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	MO or MI		-0.8		-0.8		mA
		All others		-0.4		-0.4		
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ All inputs at 0 V, Outputs open.	22	38		20	40		mA

†All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time and duration of the output short-circuit should not exceed one second.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Enable G	Any Q	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 2	22	35		ns
$t_{PHL}$				20	30		ns
$t_{PLH}$	Any M input	Any Q		25	40		ns
$t_{PHL}$				22	35		ns
$t_{PLH}$	Any B input	Any Q		27	42		ns
$t_{PHL}$				24	37		ns


¶ $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output.

NOTE 2: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54LS261, SN74LS261 2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS

### TYPICAL APPLICATION DATA

Multiplication of the numbers 26 (multiplicand) by 29 (multiplier) in decimal, binary, and 2-bit-at-a-time-binary is shown here:




Two points should be noted in the two-bit-at-a-time-binary example above. First, in positioning the partial products beneath each other for final addition, each partial product is shifted two places to the left of the partial products above it instead of one place as is done in regular multiplication. Second, the msb of the partial product (the sign bit) is extended to the sign-bit column of the final answer.

A substantial reduction of multiplication time, cost, and power is obtained by implementing a parallel partial-product-generation scheme using a 2-bit-at-a-time algorithm, followed by a Wallace Tree summation.

Partial-product-generation rules of the algorithm are:

7

1. Examine two bits of multiplier M plus the next lower bit. For the first partial product (PP1) the next lower bit is zero.



**TYPES SN54LS261, SN74LS261**  
**2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS**

**TYPICAL APPLICATION DATA**


2. Generate partial product (PPI) as shown in the following table:

MULTIPLIER BITS FROM STEP 1			OPERATOR SYMBOL	TO OBTAIN PARTIAL PRODUCT
$2^{2i-1}$	$2^{2i-2}$	$2^{2i-3}$		
0	0	0	0	Replace multiplicand by zero
0	0	1	+1 B	Copy multiplicand
0	1	0	+1 B	Copy multiplicand
0	1	1	+2 B	Shift multiplicand left one bit
1	0	0	-2 B	Shift two's complement of multiplicand left one bit
1	0	1	-1 B	Replace multiplicand by two's complement
1	1	0	-1 B	Replace multiplicand by two's complement
1	1	1	0	Replace multiplicand by zero

3. Weight the partial products by indexing each two places left relative to the next-less-significant product.

4. Extend the most-significant bit of the partial product to the sign-bit place value of the final product.

**EXAMPLE OF ALGORITHM**




**7**

The summation of these partial products was shown in the 2-bit-at-a-time binary multiplication example above.


The 'LS261 generates partial products according to this algorithm with two exceptions:

1. The one's complement is generated for the cases requiring the two's complement. The two's complement can be obtained by adding one to the one's complement; this rounding can be done by using one NAND gate and one AND gate as shown in Figure B.
2. The most-significant bit is complemented to reduce the hardware required to extend the sign bit. This extension can be accomplished by adding a hard-wired logic 1 in bit position  $2^{2i+15}$  of each partial product and also in bit position  $2^{16}$  of the first partial product (PP1).



## TYPES SN54LS261, SN74LS261 2-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS



**FIGURE A—FIRST PARTIAL PRODUCT, PP1**



**FIGURE B—OTHER PARTIAL PRODUCTS, PP<sub>i</sub>**



**FIGURE C—MANIPULATION OF PARTIAL PRODUCTS FOR ENTRY INTO WALLACE TREE**

In general, the 4 x 2 bit 'LS261 can be expanded for use in 4m x 2n bit multipliers. Partial-product generation uses  $m \times n$  'LS261s,  $m \times n \div 16$  'LS00s, and  $m \times n \div 16$  'LS08s. The size of the Wallace tree and ALU requirements vary depending on the size of the problem. The count for the 16 x 16 bit multiplier is:

- 32 SN54LS261/SN74LS261
- 2 SN54LS00/SN74LS00
- 2 SN54LS08/SN74LS08
- 56 SN54H183/SN74H183
- 7 SN54LS181/SN74LS181
- 2 SN54LS182/SN74LS182

**7**



TTL  
MSI

# TYPES SN54LS266, SN74LS266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

BULLETIN NO. DL-S 7611843, DECEMBER 1972—REVISED OCTOBER 1976


- Can Be Used as a 4-Bit Digital Comparator
- Input Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL and DTL Circuits

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H

H = high level, L = low level



SN54LS266 . . . J OR W PACKAGE  
SN74LS266 . . . J OR N PACKAGE  
(TOP VIEW)



### description

The 'LS266 is comprised of four independent 2-input exclusive-NOR gates with open-collector outputs. The open-collector outputs permit tying outputs together for multiple-bit comparisons.

### schematics of inputs and outputs



7

# TYPES SN54LS266, SN74LS266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

REVISED OCTOBER 1976

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS266	-55°C to 125°C
SN74LS266	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN54LS266			SN74LS266			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$	5.5			5.5			V
Low-level output current, $I_{OL}$	4			8			mA
Operating free-air temperature, $T_A$	-55			125			°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS266			SN74LS266			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage		0.7			0.8			V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5			-1.5			V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{OH} = 5.5 \text{ V}$	100			100			$\mu\text{A}$
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	0.25	0.4	V
		$I_{OL} = 8 \text{ mA}$				0.35	0.5	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.2			0.2			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	40			40			$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.8			-0.8			mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	8	13			8	13	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$**

PARAMETER <sup>¶</sup>	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low	18		30	ns
$t_{PHL}$			18		30	
$t_{PLH}$	A or B	Other input high	18		30	ns
$t_{PHL}$			18		30	

<sup>¶</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI

# TYPES SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

BULLETIN NO. DL-S 7612091, OCTOBER 1976

- Contains Eight Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications Include:  
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators


### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 39 milliwatts per flip-flop for the '273 and 10 milliwatts for the 'LS273.

SN54273, SN54LS273 . . . J PACKAGE  
SN74273, SN74LS273 . . . J OR N PACKAGE



positive logic: see function table



FUNCTION TABLE  
(EACH FLIP-FLOP)

INPUTS			OUTPUT
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>


See explanation of function tables on page 3-8.

7

### schematics of inputs and output



### functional block diagram



## TYPES SN54273, SN74273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54273	-55°C to 125°C
SN74273	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54273			SN74273			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock or clear pulse, $t_W$		16.5			16.5		ns
Set-up time, $t_{SU}$	Data input			20†			ns
	Clear inactive state			25†			
Data hold time, $t_H$	5†			5†			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

†The arrow indicates that the rising edge of the clock pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	Clear			80	$\mu$ A
	Clock or D	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	
$I_{IL}$ Low-level input current	Clear			-3.2	mA
	Clock or D	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-18		-57	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$		62	94	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF}, R_L = 400 \Omega, \text{ See Note 3}$	30	40		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear			18	27	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			17	27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			18	27	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS273, SN74LS273

## OCTAL D-TYPE FLIP-FLOP WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS273	-55°C to 125°C
SN74LS273	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal

recommended operating conditions

	SN54LS273			SN74LS273			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock or clear pulse, $t_w$		20			20		ns
Set-up time, $t_{su}$	Data input	20†		20†			ns
	Clear inactive state	25†		25†			
Data hold time, $t_h$		5†			5†		ns
Operating free-air temperature, $T_A$		-55	125		0	70	°C

†The arrow indicates that the rising edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS273			SN74LS273			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage			2			2		V
$V_{IL}$ Low-level input voltage					0.7		0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$				-1.5		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = -0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2		17	27		17	27	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time and duration of short circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V is applied to clock.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency		30	40		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF},$		18	27	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock	$R_L = 2 \text{ k}\Omega,$		17	27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock	See Note 4		18	27	ns

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
LSI

## TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275 4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS 7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7612121, OCTOBER 1976

- 'S274 Provides 8-Bit Product in Typically 45 ns
- 'S274 Can Provide Sub-Multiple Products for n-Bit-by-n-Bit Binary Numbers
- 'LS275 and 'S275 Accept 7 Bit-Slice Inputs and 2 Carry Inputs for Reduction to 4 Lines in Typically 45 ns
- These High-Complexity Functions Can Reduce Package Count by Nearly 50% in Most Parallel Multiplier Designs
- When SN74S274 is Combined With SN74H183 (or SN74LS183) and Schottky Look-Ahead Adders, Multiplication Times are Typically:


16-Bit Product in 75 ns (79 ns)  
32-Bit Product in 116 ns (132 ns)

**description**

These high-complexity Schottky-clamped TTL circuits are designed specifically to reduce the delay time required to perform high-speed parallel binary multiplication and significantly reduce package count. The 'S274 is a basic 4-bit-by-4-bit parallel multiplier in a single package, and as such, no additional components are required to obtain an 8-bit product. For word lengths longer than 4 bits, a number of 'S274 multipliers can be combined to generate sub-multiple partial products. These partial products can then be combined in Wallace trees to obtain the final product. See Typical Application Data.


The 'LS275 and 'S275 expandable bit-slice Wallace trees have been designed to accept up to seven bit-slice inputs and two carry inputs from previous slices for reduction to four lines.

SN54S274 . . . J PACKAGE  
SN74S274 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: When either (or both)  $\bar{G}$  input(s) is (are) high, all eight outputs are off.

SN54LS275, SN54S275 . . . J PACKAGE  
SN74LS275, SN74S275 . . . J OR N PACKAGE  
(TOP VIEW)




positive logic: When  $\bar{G}$  is high, all four outputs are off.

7


# TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275 4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS 7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS

functional block diagram



NOTE: When one of the  $C_2^n$  carry inputs is not used, it must be grounded. If neither  $C_2^n$  carry input is used, both  $C_2^n$  inputs are grounded and the  $C_2^{n+1}$  output is normally left open.

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: 'LS275	7 V
'S274, 'S275	5.5 V
Off-state output voltage: 'LS275	7 V
'S274, 'S275	5.5 V
Operating free-air temperature range: SN54LS, SN54S Circuits	-55°C to 125°C
SN74LS, SN74S Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54LS275, SN74LS275

### 7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS

#### recommended operating conditions

	SN54LS275			SN74LS275			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$						-2.6	mA
Low-level output current, $I_{OL}$			12			24	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS275			SN74LS275			UNIT		
			MIN	TYP‡	MAX	MIN	TYP‡	MAX			
$V_{IH}$	High-level input voltage		2			2			V		
$V_{IL}$	Low-level input voltage				0.7			0.8	V		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V		
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL\text{max}}, I_{OH} = \text{MAX}$	2.4	3.2		2.4	3.1		V		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL\text{max}}$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	$I_{OL} = 24 \text{ mA}$		0.25	0.4	V
			$I_{OL} = 24 \text{ mA}$				0.35	0.5			
$I_{OZH}$	Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7 \text{ V}, V_{IH} = 2 \text{ V}$			20			20	$\mu\text{A}$		
$I_{OZL}$	Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}, V_{IH} = 2 \text{ V}$			-20			-20	$\mu\text{A}$		
$I_I$	Input current at maximum input voltage	Enable $\bar{G}$			0.1			0.1	mA		
		All others			0.3			0.3			
$I_{IH}$	High-level input current	Enable $\bar{G}$			20			20	$\mu\text{A}$		
		All others			60			60			
$I_{IL}$	Low-level input current	Enable $\bar{G}$			-0.4			-0.4	mA		
		All others			-1.2			-1.2			
$I_{OS}$	Short-circuit output current‡	$V_{CC} = \text{MAX}$	-30	-130	-30	-130			mA		
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$			25	40		25	40	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any Slice or Carry	Any	$C_L = 45 \text{ pF}, R_L = 667 \Omega,$ See Note 2		41	62	ns
$t_{PHL}$					44	66	
$t_{PZH}$	Any Enable	Any	$C_L = 5 \text{ pF}, R_L = 667 \Omega,$ See Note 2		15	23	ns
$t_{PZL}$					15	23	
$t_{PHZ}$					10	15	ns
$t_{PLZ}$					10	15	

¶  $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ Propagation delay time, high-to-low-level output

$t_{PZH}$  ≡ Output enable time to high level

$t_{PZL}$  ≡ Output enable time to low level

$t_{PHZ}$  ≡ Output disable time from high level

$t_{PLZ}$  ≡ Output disable time from low level

NOTE 2: Load circuit and voltage waveforms are shown on page 3-11.



# TYPES SN54S274, SN54S275, SN74S274, SN74S275

## 4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS

## 7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS

### recommended operating conditions

	SN54S274 SN54S275			SN74S274 SN74S275			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-2			-6.5	mA
Low-level output current, $I_{OL}$			12			12	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S274 SN54S275			SN74S274 SN74S275			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.8			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.2		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 12 \text{ mA}$			0.5			0.5	V	
$I_{OZH}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$ , $V_O = 2.4 \text{ V}$			50			50	μA	
$I_{OZL}$ Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$ , $V_O = 0.5 \text{ V}$			-50			-50	μA	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			25			25	μA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5 \text{ V}$			-0.25			-0.25	mA	
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-30		-100	-30		-100	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$			105	155		105	155	mA

### switching characteristics over recommended ranges of $T_A$ and $V_{CC}$ (unless otherwise noted)

PARAMETER ¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S274 SN54S275			SN74S274 SN74S275			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$t_{PHL}$	Any A or B ('S274), or Any Slice or Carry ('S275)	Any	$C_L = 30 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 3	50		95	50		70	ns
$t_{PLH}$				50		95	50		70	
$t_{PZH}$	Any Enable	Any	$C_L = 5 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 3	15		45	15		30	ns
$t_{PZL}$				15		45	15		30	
$t_{PHZ}$				10		40	10		25	ns
$t_{PLZ}$				10		40	10		25	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

¶  $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ Propagation delay time, high-to-low-level output

$t_{PZH}$  ≡ Output enable time to high level

$t_{PZL}$  ≡ Output enable time to low level

$t_{PHZ}$  ≡ Output disable time from high level

$t_{PLZ}$  ≡ Output disable time from low level

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

**TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275**  
**4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS**  
**7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS**

**TYPICAL APPLICATION DATA**




FIGURE 1—BASIC BIT-SLICE WALLACE TREE




FIGURE 2—HIGH-SPEED BIT-SLICE WALLACE TREE





FIGURE 3—MODERATE-SPEED BIT-SLICE WALLACE TREE

NOTE A: All unused inputs must be grounded.


**TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275**  
**4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS**  
**7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS**

**TYPICAL APPLICATION DATA**



- NOTES: A. Ground unused inputs.  
 B. These outputs from preceding trees may go to any of the inputs of the 'LS275/S275'.  
 C. The circuit within the dotted lines may be either the basic bit-slice Wallace tree or the high-speed Wallace tree. In the latter case both carry inputs of the 'LS275/S275' must be grounded.

**FIGURE 4—15-BIT-SLICE WALLACE TREE FOR 32-BIT X 32-BIT MULTIPLIER**




- NOTES: A. Ground unused inputs.  
 B. The number of bits in parentheses is the maximum number of bits this tree can combine if the remaining 'LS275/S275' (all having a higher number in the parentheses) were not connected.

**FIGURE 5—7-TO-31-BIT-SLICE WALLACE TREE FOR UP TO 64-BIT X 64-BIT MULTIPLIERS**

7

# TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275 4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS 7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS

## TYPICAL APPLICATION DATA



NOTE A: The left-hand half of each rectangle is the portion of word one used to obtain the product shown within the rectangle. Similarly, the right-hand half of each rectangle is the portion of word two used.

FIGURE 6—UNIVERSAL METHOD OF ADDING  $\frac{n}{2}$  -BIT PRODUCTS TO OBTAIN AN n-BIT PRODUCT




FIGURE 7—METHOD OF ADDING 32-BIT PRODUCTS TO OBTAIN A 64-BIT PRODUCT





FIGURE 8—FINAL PRODUCTS AND ARRAY SUBPRODUCT ADDITIONS FOR 32-BIT X 32-BIT MULTIPLIER



NOTE A: See Note B of Figure 6 for designing trees with any number of inputs up to 31.

FIGURE 9—ARRAY ARRANGEMENT FOR VARIOUS MULTIPLIERS INCLUDING ARRAY SUBPRODUCT ADDITIONS FOR 64-BIT X 64-BIT MULTIPLIER

**TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275**  
**4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS**  
**7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS**

TYPICAL APPLICATION DATA




FIGURE 10-16-BIT X 16-BIT MULTIPLIER (SHEET 1 OF 3-OUTPUT CONNECTIONS)

**TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275  
4-BIT BY 4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS  
7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS**

TYPICAL APPLICATION DATA





FIGURE 10-16-BIT X 16-BIT MULTIPLIER (SHEET 2 OF 3-OUTPUT CONNECTIONS)

**TYPES SN54LS275, SN54S274, SN54S275, SN74LS275, SN74S274, SN74S275  
4-BIT-BY-4-BIT BINARY MULTIPLIER WITH 3-STATE OUTPUTS  
7-BIT-SLICE WALLACE TREES WITH 3-STATE OUTPUTS**

**TYPICAL APPLICATION DATA**



7

\*Each starred block may be either a basic bit-slice Wallace tree ('LS275 or 'S275 only) or a high-speed bit-slice Wallace tree ('LS275 plus 1/2 'LS183 or 'S275 plus 1/2 'H183). In either case the function of the terminal is the same as the similarly located terminal of the basic bit-slice (Figure 1) or high-speed bit-slice Wallace tree (Figure 2). Also for either tree, when only five inputs of the seven-input adder of the 'LS275/'S275 are used, the remaining two inputs must be grounded. When the high-speed adder is used, the C2<sup>n</sup> inputs of the 'LS275/'S275 must be grounded.

†For improved performance SN74LS181/SN74S181 ALUs with SN74S182 look-ahead generators can be substituted for the SN74283/SN74LS283/SN74S283 adders. Typically, the multiplication time will be reduced by 18 to 32 nanoseconds.

**FIGURE 10—16-BIT X 16-BIT MULTIPLIER  
(SHEET 3 OF 3—SUMMING PARTIAL PRODUCTS)**

TTL  
MSI

**TYPES SN54276, SN74276**  
**QUADRUPLE J-K FLIP-FLOPS**

BULLETIN NO. DL-S 7612460, OCTOBER 1976

**features**

- Four J-K̄ Flip-Flops in a Single Package . . . Can Reduce FF Package Count by 50%
- Separate Negative-Edge-Triggered Clocks with Hysteresis . . . Typically 200 mV
- Typical Clock Input Frequency . . . 50 MHz
- Fully Buffered Outputs

**description**

These quadruple TTL J-K̄ flip-flops incorporate a number of third-generation IC features that can simplify system design and reduce flip-flop package count by up to 50%. They feature hysteresis at each clock input, fully buffered outputs, and direct clear capability, and are presettable through a buffer that also features an input hysteresis loop. The negative-edge-triggering clocks are directly compatible with earlier Series 54/74 single and dual pulse-triggered flip-flops. These circuits can be used to emulate D- or T-type flip-flops by hard-wiring the inputs, or to implement asynchronous sequential functions.

The SN54276 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74276 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (EACH FLIP-FLOP)

COMMON INPUTS		INPUTS			OUTPUT
PRESET	CLEAR	CLOCK	J	K̄	Q
L	H	X	X	X	H
H	L	X	X	X	L
L	L	X	X	X	H†
H	H	↓	L	H	Q <sub>0</sub>
H	H	↓	H	H	H
H	H	↓	L	L	L
H	H	↓	H	L	TOGGLE
H	H	H	X	X	Q <sub>0</sub>

†This configuration is nonstable; that is, it may not persist when preset and clear return to their inactive (high) level.


See explanation of function tables on page 3-8.

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)**


Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54276	-55°C to 125°C
SN74276	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54276 . . . J PACKAGE  
SN74276 . . . J OR N PACKAGE  
(TOP VIEW)



**schematics of inputs and outputs**



7



## TYPES SN54276, SN74276

### QUADRUPLE J-K FLIP-FLOPS

#### recommended operating conditions

		SN54276			SN74276			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, $I_{OH}$		-800			-800			$\mu$ A	
Low-level output current, $I_{OL}$		16			16			mA	
Clock frequency		35			35			MHz	
Pulse width, $t_w$	Clock high	13.5			13.5			ns	
	Clock low	15			15				
	Preset or clear low	12			12				
Setup time, $t_{su}$	J, $\bar{K}$ inputs	3↓			3↓			ns	
	Clear and preset inactive state	10↓			10↓				
Input hold time, $t_h$		10↓			10↓			ns	
Operating free-air temperature, $T_A$		-55			125			0	$^{\circ}$ C

↓ The arrow indicates that the falling edge of the clock pulse is used for reference.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage		2			V	
$V_{IL}$	Low-level input voltage		0.8			V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$	-1.5			V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$	1			mA	
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$	40			$\mu$ A	
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$	-1.6			mA	
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-30			mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$	60			81	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$	Maximum clock frequency		35	50		MHz
$t_{PLH}$	Propagation delay time, low-to-high-level output from preset	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 2	15		25	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear		18		30	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock		17		30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock		20		30	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54278, SN74278 4-BIT CASCADABLE PRIORITY REGISTERS

BULLETIN NO. DL-S 7211729, MAY 1972—REVISED DECEMBER 1972



- Latched Data Inputs Serve as Buffer Register and Can also:
  - Synchronize Data Acquisition
  - "Debounce" Mechanical Switch Input
- Cascading Input P0 and Output P1 Provides "Busy" Signal Inhibiting All Lower-Order Bits
- Full TTL Compatibility
- Use for:
  - Priority Interrupt
  - Synchronous Priority Line Selection

### description

The SN54278 and SN74278 each consist of four data latches, full priority output gating, and a cascading gate. The highest-order data applied at a D latch input is transferred to the appropriate Y output while the strobe input is high, and when the strobe goes low all data is latched. The cascading input P0 is fully overriding and on the highest-order package this input must be held at a low logic level. The P1 output is intended for connection to the P0 input of the next lower-order package and will provide a "busy" (high-level) signal to inhibit all subsequent lower-order packages.

After the overriding P0 input, the order of priority is D1, D2, D3, and D4, respectively, within the package.

### functional block diagram



positive logic: see function table  
NC—No internal connection

FUNCTION TABLE

INPUTS					INTERNAL LATCH NODES				OUTPUTS						
P0	G	D1	D2	D3	D4	$\bar{Q}1$	$\bar{Q}2$	$\bar{Q}3$	$\bar{Q}4$	Y1	Y2	Y3	Y4	P1	
L	H	H	X	X	X	L	X	X	X	H	L	L	L	H	
L	H	L	H	X	X	H	L	X	X	L	H	L	L	H	
L	H	L	L	H	X	H	H	L	X	L	L	H	L	H	
L	H	L	L	L	H	H	H	H	L	L	L	L	H	H	
L	H	L	L	L	L	H	H	H	H	L	L	L	L	L	
L	L	X	X	X	X	Latched when G goes low				Same function of $\bar{Q}$ nodes as on 1st 5 lines					
H	L	X	X	X	X					L	L	L	L	H	
H	H	Internal $\bar{Q}$ levels are same function of D inputs as on first 5 lines									L	L	L	L	H

H = high level, L = low level, X = irrelevant

7

## TYPES SN54278, SN74278

### 4-BIT CASCADABLE PRIORITY REGISTERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54278 Circuits	-55°C to 125°C
SN74278 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the strobe input and any of the four data inputs.

#### recommended operating conditions

	SN54278			SN74278			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Data setup time, $t_{SU}$ (see Figure 1)	20			20			ns
Data hold time, $t_H$ (see Figure 1)	5			5			ns
Strobe pulse width, $t_W$ (see Figure 1)	20			20			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT	
$V_{IH}$	High-level input voltage		2			V	
$V_{IL}$	Low-level input voltage				0.8	V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MAX}$ , $I_I = -12 \text{ mA}$			-1.5	V	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$	High-level input current	Any D input			80	$\mu$ A	
		P0 input	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		200		
		G input			320		
$I_{IL}$	Low-level input current	Any D input			-3.2	mA	
		P0 input	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-8		
		G input			-12.8		
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54278		-18	-55	mA
			SN74278		-18	-57	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 3		55	80	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3:  $I_{CC}$  is measured with the P0 input grounded, all other inputs at 4.5 V, and outputs open.

7



## TYPES SN54278, SN74278 4-BIT CASCADABLE PRIORITY REGISTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$



PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	WAVEFORMS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	A and C (with strobe high)	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1			30	ns
$t_{PHL}$							39	
$t_{PLH}$	Data	Y	A and D (with strobe high)				31	ns
$t_{PHL}$							46	
$t_{PLH}$	Data	P1	A and E (with strobe high)				39	ns
$t_{PHL}$							30	
$t_{PLH}$	Strobe	Any Y	B and C or B and D				31	ns
$t_{PHL}$							38	
$t_{PLH}$	Strobe	P1	B and E				42	ns
$t_{PHL}$							23	
$t_{PLH}$	P0	P1	F and G			30	ns	
$t_{PHL}$								

<sup>†</sup> $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

### schematics of inputs and outputs



### PARAMETER MEASUREMENT INFORMATION



NOTE: Input pulses are supplied by a generator having the following characteristics:  $t_r \leq 7\text{ ns}$ ,  $t_f \leq 7\text{ ns}$ ,  $PRR \leq 1\text{ MHz}$ ,  $Z_{out} \approx 50\ \Omega$ .

FIGURE 1—SWITCHING TIMES

**TTL  
MSI**

## TYPES SN54LS280, SN54S280, SN74LS280, SN74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

BULLETIN NO. DLS 7611829, DECEMBER 1972—REVISED OCTOBER 1976


- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits
- Can Be Used to Upgrade Existing Systems using MSI Parity Circuits
- Typical Data-to-Output Delay of Only 14 ns for 'S280 and 33 ns for 'LS280
- Typical Power Dissipation:  
'LS280 . . . 80 mW  
'S280 . . . 335 mW

FUNCTION TABLE

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	$\Sigma$ EVEN	$\Sigma$ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

H = high level, L = low level

SN54LS280, SN54S280 . . . J OR W PACKAGE  
SN74LS280, SN74S280 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table  
NC—No internal connection


### description

These universal, monolithic, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading as shown under typical application data.

Series 54LS/74LS and Series 54S/74S parity generators/checkers offer the designer a trade-off between reduced power consumption and high performance. These devices can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the 'LS280 and 'S280 are implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connection at pin 3. This permits the 'LS280 and 'S280 to be substituted for the '180 in existing designs to produce an identical function even if 'LS280's and 'S280's are mixed with existing '180's.

These devices are fully compatible with most other TTL and DTL circuits. All 'LS280 and 'S280 inputs are buffered to lower the drive requirements to one Series 54LS/74LS or Series 54S/74S standard load, respectively.

### schematics of inputs and outputs



## TYPES SN54LS280, SN74LS280

### 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS280	-55°C to 125°C
SN74LS280	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS280			SN74LS280			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-0.4			.4	mA
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS280			SN74LS280			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$		0.25	0.4		0.25	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	µA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	16		27	16		27	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	$\Sigma$ Even	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3		33	50	ns
$t_{PHL}$					29	45	
$t_{PLH}$	Data	$\Sigma$ Odd			23	35	ns
$t_{PHL}$					31	50	

¶  $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54S280, SN74S280

### 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S280	-55°C to 125°C
SN74S280	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S280			SN74S280			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage			2		V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$	SN54S*	2.5	3.4	V
		SN74S*	2.7	3.4	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			50	μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$			-2	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$		-40	-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	SN54S280	67	99	mA
		SN74S280	67	105	
	$V_{CC} = \text{MAX}, T_A = 125^\circ \text{C},$ See Note 2	SN54S280N		94	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	$\Sigma$ Even	$C_L = 15 \text{ pF}, R_L = 180 \Omega,$ See Note 4		14	21	ns
$t_{PHL}$					11.5	18	
$t_{PLH}$	Data	$\Sigma$ Odd			14	21	ns
$t_{PHL}$					11.5	18	

¶  $t_{PLH}$  = propagation delay time, low-to-high-level output;  $t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

## TYPES SN54LS280, SN54S280, SN74LS280, SN74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS


functional block diagram



### TYPICAL APPLICATION DATA

#### 25-LINE PARITY/GENERATOR CHECKER


Three 'LS280's or 'S280's can be used to implement a 25-line parity generator/checker. This arrangement will provide parity in typically 75 or 25 nanoseconds respectively.



As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input ('S86 or 'LS86) or 3-input ('S135) exclusive-OR gate for 18- or 27-line parity applications.

#### 81-LINE PARITY/GENERATOR CHECKER

Longer word lengths can be implemented by cascading 'LS280's or 'S280's. As shown here, parity can be generated for word lengths up to 81 bits in typically 75 or 25 nanoseconds respectively.



7




TTL  
LSI

## TYPES SN54S281, SN74S281 4-BIT PARALLEL BINARY ACCUMULATORS

BULLETIN NO. DL-S 7612065, FEBRUARY 1974 — REVISED OCTOBER 1976

- Full 4-Bit Binary Accumulator in a Single Package
- 15 Arithmetic/Logic-Type Operations:
  - Add
  - Subtract (B-A or A-B)
  - Complement
  - Increment
  - Transfer
  - Plus 10 Other Functions
- Full Shifting Capabilities:
  - Logic Shift (Left or Right)
  - Arithmetic Shift (Left or Right) for Sign Bit Protection
  - Hold
  - Parallel Load
- Expandable to Handle n-Bit Words with Full Carry Look-Ahead
- Logic Mode Operation Provides Seven Boolean Functions of the Two Variables

SN54S281 . . . J OR W PACKAGE  
SN74S281 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see description and function tables

### description

These Schottky-clamped four-bit accumulators integrate high-performance versions of an arithmetic logic unit/function generator and a shift/storage matrix on a single monolithic circuit bar. The arithmetic logic unit (ALU) portion, similar to the SN54S181/SN74S181 circuit, incorporates the capability to perform 16 arithmetic/logic-type operations as detailed in Table 1. The accumulator includes an exchange of subtract operands by which either A-B or B-A can be accomplished directly. The ALU is controlled by three function-select inputs (AS0, AS1, AS2) and a mode-control input (M). When the mode-control input is high, the ALU is placed in a logic mode that performs any of seven logic functions on two binary variables as detailed in Table 2. Full carry look-ahead is provided for fast, simultaneous carry generation for the full four binary bits. The carry input (C<sub>n</sub>) and propagate and generate outputs (P̄, Ḡ) are implemented for direct use with the SN54S182/SN74S182 look-ahead carry generators. This permits systems to be implemented with the added advantage of full look-ahead across any word length to minimize the accumulator delay times. Once data is loaded into the accumulator, the typical add time with full look-ahead is 29 nanoseconds for 16-bit words.

The shift/storage matrix is analogous in its capabilities to the SN54S194/SN74S194 universal bidirectional shift register with the added advantages of multiplexed input/output (I/O) cascading lines that comprehend arithmetic shift functions having a sign bit, such as 2's complements. The matrix can be used to perform either logic or arithmetic shifts in either direction (left or right), parallel load, or hold. Control of the register is accomplished with three inputs: register control (RC) and register selection (RS0, RS1). The cascading input/output lines incorporate three-state outputs multiplexed with an input. The least-significant cascading bit is combined with the A0, F0 circuitry to provide the shift-right input and the shift-left output (R/LO), and the most significant input bit is coupled with the A3, F3 circuitry to provide the shift-left input and the shift-right output (L/RO).

Series 54S circuits are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74S circuits are characterized for operation from 0°C to 70°C.

# TYPES SN54S281, SN74S281

## 4-BIT PARALLEL BINARY ACCUMULATORS

### FUNCTION TABLES

**TABLE 1—ARITHMETIC FUNCTIONS**  
Mode Control (M) = Low

ALU SELECTION			ACTIVE-HIGH DATA	
AS2	AS1	AS0	C <sub>n</sub> = H (with carry)	C <sub>n</sub> = L (no carry)
L	L	L	F <sub>0</sub> = L, F <sub>1</sub> = F <sub>2</sub> = F <sub>3</sub> = H	F <sub>n</sub> = H
L	L	H	F = B MINUS A	F = B MINUS A MINUS 1
L	H	L	F = A MINUS B	F = A MINUS B MINUS 1
L	H	H	F = A PLUS B PLUS 1	F = A PLUS B
H	L	L	F = B PLUS 1	F <sub>n</sub> = B <sub>n</sub>
H	L	H	F = $\bar{B}$ PLUS 1	F <sub>n</sub> = $\bar{B}_n$
H	H	L	F = A PLUS 1	F <sub>n</sub> = A <sub>n</sub>
H	H	H	F = $\bar{A}$ PLUS 1	F <sub>n</sub> = $\bar{A}_n$

**TABLE 2—LOGIC FUNCTIONS**  
Mode Control (M) = High  
Carry Input (C<sub>n</sub>) = X (Irrelevant)

ALU SELECTION			ACTIVE-HIGH DATA FUNCTION
AS2	AS1	AS0	
L	L	L	F <sub>n</sub> = L
L	X	H	F <sub>n</sub> = A <sub>n</sub> ⊕ B <sub>n</sub>
L	H	L	F <sub>n</sub> = A <sub>n</sub> ⊕ B <sub>n</sub>
H	L	L	F <sub>n</sub> = $\frac{A_n B_n}{A_n + B_n}$
H	L	H	F <sub>n</sub> = $\frac{A_n + B_n}{A_n B_n}$
H	H	L	F <sub>n</sub> = $\frac{A_n B_n}{A_n + B_n}$
H	H	H	F <sub>n</sub> = A <sub>n</sub> + B <sub>n</sub>

**TABLE 3 — SHIFT-MODE FUNCTIONS**  
C<sub>n</sub> = M = AS0 = AS1 = L, and AS2 = H (F<sub>n</sub> = B<sub>n</sub>)

FUNCTION	INPUTS BEFORE ↑									CLOCK INPUT	OUTPUTS AFTER ↑					
	REGISTER SELECTION		REGISTER CONTROL	INPUT/OUTPUT	SHIFT-MATRIX INPUTS				INPUT/OUTPUT		INPUT/OUTPUT	SHIFT-MATRIX OUTPUTS (ALU B INPUTS)				INPUT/OUTPUT
	RS0	RS1	INPUT	RI/LO	F0	F1	F2	F3	LI/RO			QA	QB	QC	QD	
LOAD	L	L	X	Z	f0	f1	f2	f3	Z	↑	Z	f0	f1	f2	f3	Z
LSL	L	H	L	Q <sub>A</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	li	↑	Q <sub>Bn</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	li	li
LSA	L	H	H	Q <sub>A</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	li	↑	Q <sub>Bn</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	li	Q <sub>D0</sub>	li
RSL	H	L	L	ri	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>D</sub>	↑	ri	ri	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>
RSA	H	L	H	ri	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>C</sub>	↑	ri	ri	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>D0</sub>	Q <sub>Bn</sub>
HOLD	H	H	X	X	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	X	↑	Z	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Z
	X	X	X	X	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	X	L	RI/LO	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	LI/RO

H = high level (steady state)  
 L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 Z = high impedance (output off)  
 ↑ = transition from low to high level  
 f0, f1, f2, f3, ri, li = the level of steady-state conditions at F0, F1, F2, F3, RI/LO, or LI/RO respectively  
 Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady-state input conditions were established  
 Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>, Q<sub>Dn</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the most recent transition of the clock  
 See explanation of function tables on page 3-8.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S281 (see Note 2)	-55°C to 125°C
SN74S281	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. An SN54S281 in the W package operating at free-air temperatures above 110°C requires a heat sink that provides thermal resistance from case to free-air, R<sub>θCA</sub>, of not more than 20°C/W.

## TYPES SN54S281, SN74S281

### 4-BIT PARALLEL BINARY ACCUMULATORS

#### recommended operating conditions

		SN54S281			SN74S281			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	Any output except LI/RO and RI/LO	-1			-1			mA
	LI/RO and RI/LO	-2			-2			
Low-level output current, $I_{OL}$	Any output except LI/RO and RI/LO	20			20			mA
	LI/RO and RI/LO	10			10			
Clock frequency, $f_{clock}$ (for shifting)		0		50	0		50	MHz
Width of clock pulse, $t_w(\text{clock})$		8			8			ns
Data setup time with respect to clock, $t_{su}$		0†			0†			ns
Data hold time with respect to clock, $t_h$		18†			18†			ns
Operating free-air temperature, $T_A$ (see Note 2)		-55		125	0		70	°C

† The arrow indicates that the rising edge of the clock pulse is used for reference.

NOTE 2: An SN54S281 in the W package operating at free-air temperatures above 110°C requires a heat sink that provides thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 20°C/W.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54S281			SN74S281			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage		0.8			0.8			V
$V_{IK}$	Input clamp voltage	Any input except LI/RO and RI/LO $V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.2			-1.2			V
$V_{OH}$	High-level output voltage	Any output except LI/RO and RI/LO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	2.5	3.4		2.7	3.4		V
		LI/RO, RI/LO	2.4	3.4		2.4	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = \text{MAX}$	0.5			0.5			V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			1			mA
$I_{IH}$	High-level input current	RS0, RS1	50			50			$\mu\text{A}$
		M, Clock	150			150			
		LI/RO, RI/LO	200			200			
		AS2	300			300			
		All others	250			250			
$I_{IL}$	Low-level input current	RS0, RS1, LI/RO	-2			-2			mA
		RI/LO	-3			-3			
		M, Clock	-4			-4			
		AS0, AS1	-6			-6			
		All others	-8			-8			
$I_{OS}$	Short-circuit output current‡	$V_{CC} = \text{MAX}$	-40	-110	-40	-110		mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ $T_A = 125^\circ\text{C}$ W package only	190						mA
		$V_{CC} = \text{MAX}$	144	230	144	230			
		All packages	144	230	144	230			

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 3. When testing input current at the RI/LO or LI/RO terminals, the output under test must be in the high-impedance (off) state.

## TYPES SN54S281, SN74S281 4-BIT PARALLEL BINARY ACCUMULATORS


switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_n$	$C_{n+4}$	$C_L = 15\text{ pF}$ , I/O outputs: $R_L = 560\ \Omega$ , Other outputs: $R_L = 280\ \Omega$ , See Figure 1	10	20	ns	
$t_{PHL}$				10	20		
$t_{PLH}$	Any A	$C_{n+4}$		18	30	ns	
$t_{PHL}$				18	30		
$t_{PLH}$	$C_n$	Any F		10	20	ns	
$t_{PHL}$				10	20		
$t_{PLH}$	Any A	$\overline{G}$		14	24	ns	
$t_{PHL}$				14	24		
$t_{PLH}$	Any A	$\overline{P}$		12	20	ns	
$t_{PHL}$				12	20		
$t_{PLH}$	$A_i$	$F_i$		20	35	ns	
$t_{PHL}$				20	35		
$t_{PLH}$	$A_0$	RI/LO		30	45	ns	
$t_{PHL}$				30	45		
$t_{PLH}$	$A_3$	LI/RO		30	45	ns	
$t_{PHL}$				30	45		
$t_{PLH}$	$F_0$	RI/LO		7	11	ns	
$t_{PHL}$				7	11		
$t_{PLH}$	$F_3$	LI/RO		7	11	ns	
$t_{PHL}$				7	11		
$t_{PLH}$	Any AS	Any F or $C_{n+4}$	28	45	ns		
$t_{PHL}$			28	45			
$t_{PLH}$	Any AS	$\overline{P}$ or $\overline{G}$	20	33	ns		
$t_{PHL}$			20	33			
$t_{PLH}$	Clock	Any F	30	45	ns		
$t_{PHL}$			30	45			
$t_{PLH}$	Clock	RI/LO or LI/RO	35	55	ns		
$t_{PHL}$			35	55			

<sup>†</sup> $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output

7

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. Input pulse is supplied by a generator having the following characteristics:  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ ,  $PRR \leq 1\text{ MHz}$ ,  $Z_{out} \approx 50\ \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or 1N3064.

FIGURE 1

# TYPES SN54S281, SN74S281


## 4-BIT PARALLEL BINARY ACCUMULATORS

### TYPICAL APPLICATION DATA



ENTER AND STORE TIME: 38 ns typical  
 EACH SUCCESSIVE ADDITION TO STORED DATA: 44 ns typical


FIGURE A—16-BIT BINARY ACCUMULATOR USING FOUR SN54S281/SN74S281 CIRCUITS IN RIPPLE-CARRY MODE



ENTER AND STORE TIME: 37 ns typical  
 EACH SUCCESSIVE ADDITION TO STORED DATA: 29 ns typical

FIGURE B—16-BIT BINARY ACCUMULATOR USING FOUR SN54S281/SN74S281 CIRCUITS AND ONE SN54S182/SN74S182 IN FULL LOOK-AHEAD CARRY MODE

7



ENTER AND STORE TIME: 42 ns typical  
 EACH SUCCESSIVE ADDITION TO STORED DATA: 34 ns typical





FIGURE C—64-BIT BINARY ACCUMULATOR USING 16 SN54S281/SN74S281 CIRCUITS AND FIVE SN54S182/SN74S182 CIRCUITS FOR FULL CARRY LOOK-AHEAD

A inputs and F outputs of 'S281 are not shown.



# TYPES SN54283, SN54LS283, SN54S283, SN74283, SN74LS283, SN74S283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

functional block diagram and schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7V
Input voltage: '283, 'S283	5.5V
'LS283	7V
Interemitter voltage (see Note 2)	5.5V
Operating free-air temperature range: SN54283, SN54LS283, SN54S283	-55°C to 125°C
SN74283, SN74LS283, SN74S283	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '283 and 'S283 only between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4.

## TYPES SN54283, SN74283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

### recommended operating conditions

	SN54283			SN74283			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	Any output except C4			-800			$\mu$ A
	Output C4			-400			
Low-level output current, $I_{OL}$	Any output except C4			16			mA
	Output C4			8			
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54283			SN74283			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.8			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = \text{MAX}$	2.4	3.6		2.4	3.6		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = \text{MAX}$		0.2	0.4		0.2	0.4	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$			40			40	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-1.6			-1.6	mA	
$I_{OS}$ Short-circuit output current <sup>§</sup>	Any output except C4	$V_{CC} = \text{MAX}$			-20	-55	-18	-55	mA
	Output C4	$V_{CC} = \text{MAX}$			-20	-70	-18	-70	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ Outputs open	All B low, other inputs at 4.5 V		56			56	mA	
		All inputs at 4.5 V		66	99		66		110

7

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Only one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	Any $\Sigma$	$C_L = 15 \text{ pF}, R_L = 400 \Omega,$ See Note 3	14	21	ns	
$t_{PHL}$				12	21		
$t_{PLH}$	$A_i$ or $B_i$	$\Sigma_i$		16	24	ns	
$t_{PHL}$				16	24		
$t_{PLH}$	C0	C4	$C_L = 15 \text{ pF}, R_L = 780 \Omega,$ See Note 3	9	14	ns	
$t_{PHL}$				11	16		
$t_{PLH}$	$A_i$ or $B_i$	C4		9	14	ns	
$t_{PHL}$				11	16		

<sup>¶</sup>  $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.



## TYPES SN54LS283, SN74LS283

### 4-BIT BINARY FULL ADDERS WITH FAST CARRY

#### recommended operating conditions

	SN54LS283			SN74LS283			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS283			SN74LS283			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25	0.4		0.25	0.4		V
$I_I$	Input current at maximum input voltage	Any A or B		0.2			0.2		mA
		C0	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1		0.1		
$I_{IH}$	High-level input current	Any A or B		40			40		$\mu$ A
		C0	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20		20		
$I_{IL}$	Low-level input current	Any A or B		-0.8			-0.8		mA
		C0	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4		-0.4		
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ Outputs open	All inputs grounded	22	39	22	39		mA
			All B low, other inputs at 4.5 V	19	34	19	34		
			All inputs at 4.5 V	19	34	19	34		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Only one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	Any $\Sigma$	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 4		16	24		ns
$t_{PHL}$					15	24		
$t_{PLH}$	$A_i$ or $B_i$	$\Sigma_i$			15	24		ns
$t_{PHL}$					15	24		
$t_{PLH}$	C0	C4			11	17		ns
$t_{PHL}$					11	22		
$t_{PLH}$	$A_i$ or $B_i$	C4	11	17		ns		
$t_{PHL}$			12	17				

<sup>¶</sup> $t_{PLH}$   $\equiv$  Propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  Propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

## TYPES SN54S283, SN74S283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

### recommended operating conditions

		SN54S283			SN74S283			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	Any output except C4	-1			-1			mA
	Output C4	-500			-500			$\mu$ A
Low-level output current, $I_{OL}$	Any output except C4	20			20			mA
	Output C4	10			0			
Operating free-air temperature, $T_A$		-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$				-1.2	V
$V_{OH}$	High-level output voltage	SN54S283	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$	2.5	3.4		V
		SN74S283	$V_{IL} = 0.8 \text{ V}$ , $I_{OH} = \text{MAX}$	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = \text{MAX}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$				50	$\mu$ A
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5 \text{ V}$				-2	mA
$I_{OS}$	Short-circuit output current <sup>§</sup>	Any output except C4	$V_{CC} = \text{MAX}$	-40		-100	mA
		Output C4		-20		-100	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , Outputs open	All B low, other inputs at 4.5 V		80		mA
			All inputs at 4.5 V		95	160	

7

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	C0	Any $\Sigma$	$C_L = 15 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 3		11	18	ns
$t_{PHL}$					12	18	
$t_{PLH}$	$A_i$ or $B_i$	$\Sigma_i$			12	18	ns
$t_{PHL}$					11.5	18	
$t_{PLH}$	C0	C4	$C_L = 15 \text{ pF}$ , $R_L = 560 \Omega$ , See Note 3		6	11	ns
$t_{PHL}$					7.5	11	
$t_{PLH}$	$A_i$ or $B_i$	C4			7.5	12	ns
$t_{PHL}$					8.5	12	

<sup>¶</sup> $t_{PLH}$  = Propagation delay time, low-to-high-level output

$t_{PHL}$  = Propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

**TTL  
LSI**

**TYPES SN54284, SN54285, SN74284, SN74285  
4-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS**

BULLETIN NO. DL-S 7211741, MAY 1972—REVISED DECEMBER 1972

- Fast Multiplication of Two Binary Numbers  
8-Bit Product in 40 ns Typical
- Expandable for N-Bit-by-n-Bit Applications:  
16-Bit Product in 70 ns Typical  
32-Bit Product in 103 ns Typical
- Fully Compatible with Most DTL and  
TTL Circuits
- Diode-Clamped Inputs Simplify System  
Design




**description**

These high-speed TTL circuits are designed to be used in high-performance parallel multiplication applications. When connected as shown in Figure A, these circuits perform the positive-logic multiplication of two 4-bit binary words. The eight-bit binary product is generated with typically only 40 nanoseconds delay.

This basic four-by-four multiplier can be utilized as a fundamental building block for implementing larger multipliers. For example, the four-by-four building blocks can be connected as shown in Figure B to generate submultiple partial products. These results can then be summed in a Wallace tree, and, as illustrated, will produce a 16-bit product for the two eight-bit words typically in 70 nanoseconds. SN54H183/SN74H183 carry-save adders and SN54S181/SN74S181 arithmetic logic units with the SN54S182/SN74S182 look-ahead generator are used to achieve this high performance. The scheme is expandable for implementing  $N \times M$  bit multipliers.


**7**

**schematics of inputs and outputs**



The SN54284 and SN54285 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74284 and SN74285 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**TYPES SN54284, SN54285, SN74284, SN74285  
4-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS**



**FIGURE B--8 X 8 MUL TIPLIER**

<sup>1</sup>Other terminals of the three SN54S181/SN74S181 ALU's are connected as follows: S3 = H, S2 = L, S1 = L, S0 = H, M = L. Output A = B is not used for this application.

## TYPES SN54284, SN54285, SN74284, SN74285

### 4-BIT-BY-4-BIT PARALLEL BINARY MULTIPLIERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54284 SN54285			SN74284 SN74285			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$	5.5			5.5			V
Low-level output current, $I_{OL}$	16			16			mA
Operating free-air temperature, $T_A$	-55			125			0 70 °C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage		0.8			V
$V_I$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.5			V
$I_{OH}$ High-level output current	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = 5.5 \text{ V}$	40			μA
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}$	$I_{OL} = 12 \text{ mA}$			0.4
		$I_{OL} = 16 \text{ mA}$			0.45
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$	1			mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$	40			μA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-1			mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}, T_A = 125^\circ\text{C},$ See Note 2	SN54284, SN54285 N package only			99
		SN54284, SN54285 SN74284, SN74285			92 110 92 130

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2: With outputs open and both enable inputs grounded,  $I_{CC}$  is measured first by selecting an output product which contains three or more high-level bits, then by selecting an output product which contains four low-level bits.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pLH}$ Propagation delay time, low-to-high-level output from enable	$C_L = 30 \text{ pF}$ to GND, $R_{L1} = 300 \Omega$ to $V_{CC}$ .	20		30	ns
$t_{pHL}$ Propagation delay time, high-to-low-level output from enable		20		30	
$t_{pLH}$ Propagation delay time, low-to-high-level output from word inputs	$R_{L2} = 600 \Omega$ to GND, See Note 3	40		60	ns
$t_{pHL}$ Propagation delay time, high-to-low-level output from word inputs		40		60	

NOTE 3: Load circuit is as described above; waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54290, SN54293, SN54LS290, SN54LS293 SN74290, SN74293, SN74LS290, SN74LS293 DECADE AND 4-BIT BINARY COUNTERS

BULLETIN NO. DL-S 7611833, MARCH 1974—REVISED OCTOBER 1976

'290, 'LS290 . . . DECADE COUNTERS  
'293, 'LS293 . . . 4-BIT BINARY COUNTERS

- GND and VCC on Corner Pins  
(Pins 7 and 14 Respectively)

### description


The SN54290/SN74290, SN54LS290/SN74LS290, SN54293/SN74293, and SN54LS293/SN74LS293 counters are electrically and functionally identical to the SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293.


All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '290 and 'LS290 counters by connecting the Q<sub>D</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.

SN54290, SN54LS290 . . . J OR W PACKAGE  
SN74290, SN74LS290 . . . J OR N PACKAGE  
(TOP VIEW)



SN54293, SN54LS293 . . . J OR W PACKAGE  
SN74293, SN74LS293 . . . J OR N PACKAGE  
(TOP VIEW)



NC—No internal connection

7

**TYPES SN54290, SN54293, SN54LS290, SN54LS293,  
SN74290, SN74293, SN74LS290, SN74LS293  
DECADE AND 4-BIT BINARY COUNTERS**

'290, 'LS290  
BCD COUNT SEQUENCE  
(See Note A)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

'290, 'LS290  
BI-QUINARY (5-2)  
(See Note B)

COUNT	OUTPUT			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

'290, 'LS290  
RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
R <sub>0</sub> (1)	R <sub>0</sub> (2)	R <sub>9</sub> (1)	R <sub>9</sub> (2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

'293, 'LS293  
COUNT SEQUENCE  
(See Note C)



COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

- NOTES: A. Output Q<sub>A</sub> is connected to input B for BCD count.  
B. Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
C. Output Q<sub>A</sub> is connected to input B.  
D. H = high level, L = low level, X = irrelevant

'293, 'LS293  
RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
R <sub>0</sub> (1)	R <sub>0</sub> (2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			



functional block diagrams



The J and K inputs shown without connection are for reference only and are functionally at a high level.

## TYPES SN54290, SN54293, SN74290, SN74293 DECADE AND 4-BIT BINARY COUNTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54' Circuits	-55°C to 125°C
SN74' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two  $R_D$  inputs, and for the '290 circuit, it also applies between the two  $R_B$  inputs.

7

### recommended operating conditions

		SN54'			SN74'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$		-800			-800			$\mu$ A
Low-level output current, $I_{OL}$		16			16			mA
Count frequency, $f_{count}$	A input	0		32	0		32	MHz
	B input	0		16	0		16	
Pulse width, $t_w$	A input	15						ns
	B input	30						
	Reset inputs	15						
Reset inactive-state setup time, $t_{SU}$		25			25			ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C



## TYPES SN54290, SN54293, SN74290, SN74293 DECADE AND 4-BIT BINARY COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'290			'293			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V <sub>IH</sub> High-level input voltage		2			2			V	
V <sub>IL</sub> Low-level input voltage				0.8			0.8	V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 µA	2.4	3.4		2.4	3.4		V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA¶	0.2	0.4		0.2	0.4		V	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA	
I <sub>IH</sub> High-level input current	Any reset			40				µA	
	A input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V							
	B input			80			80		
I <sub>IL</sub> High-level input current	Any reset			-1.6			-1.6	mA	
	A input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V							
	B input			-3.2			-3.2		
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX			SN54* -20			-20	mA	
				SN74* -18			-18		
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 3			29	42		26	39	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time.

¶Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 16 mA plus the limit value of I<sub>IL</sub> for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>D</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER◇	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'290			'293			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 4	32	42		32	42		MHz
	B	Q <sub>B</sub>		16			16			
t <sub>PLH</sub>	A	Q <sub>A</sub>		10	16		10	16		ns
t <sub>PHL</sub>				12	18		12	18		
t <sub>PLH</sub>	A	Q <sub>D</sub>		32	48		46	70		ns
t <sub>PHL</sub>				34	50		46	70		
t <sub>PLH</sub>	B	Q <sub>B</sub>		10	16		10	16		ns
t <sub>PHL</sub>				14	21		14	21		
t <sub>PLH</sub>	B	Q <sub>C</sub>		21	32		21	32		ns
t <sub>PHL</sub>				23	35		23	35		
t <sub>PLH</sub>	B	Q <sub>D</sub>		21	32		34	51		ns
t <sub>PHL</sub>				23	35		34	51		
t <sub>PHL</sub>	Set-to-0	Any		26	40		26	40		ns
t <sub>PLH</sub>	Set-to-9	Q <sub>A</sub> , Q <sub>D</sub>		20	30					ns
t <sub>PHL</sub>		Q <sub>B</sub> , Q <sub>C</sub>		26	24					

◇f<sub>max</sub> ≡ maximum count frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output


t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are the same as those shown for the '90A and '93A, page 3-10.

## TYPES SN54LS290, SN54LS293, SN74LS290, SN74LS293 DECADE AND 4-BIT BINARY COUNTERS

REVISED OCTOBER 1976

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 5)	7 V
Input voltage: R inputs	7 V
A and B inputs	5.5 V
Operating free-air temperature range: SN54LS290, SN54LS293	-55°C to 125°C
SN74LS290, SN74LS293	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 5: Voltage values are with respect to network ground terminal.

7

### recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-400			-400	μA
Low-level output current, $I_{OL}$				4			8	mA
Count frequency, $f_{count}$	A input	0		32	0		32	MHz
	B input	0		16	0		16	
Pulse width, $t_w$	A input			15			15	ns
	B input			30			30	
	Reset inputs			15			15	
Reset inactive-state setup time, $t_{SU}$				25			25	ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

# TYPES SN54LS290, SN54LS293, SN74LS290, SN74LS293

## DECADE AND 4-BIT BINARY COUNTERS

REVISED OCTOBER 1976

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage			0.7			0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub> , I <sub>OH</sub> = -400 µA	2.5	3.4		2.7	3.4		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub>	I <sub>OL</sub> = 4 mA¶		0.25	0.4	0.25		0.4
		I <sub>OL</sub> = 8 mA¶				0.35		0.5
I <sub>I</sub> Input current at maximum input voltage	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.1		0.1		mA
	A input			0.2		0.2		
	B of 'LS290	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		0.4		0.4		
	B of 'LS293			0.2		0.2		
I <sub>IH</sub> High-level input current	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20		20		µA
	A input			40		40		
	B of 'LS290			80		80		
	B of 'LS293			40		40		
I <sub>IL</sub> Low-level output current	Any reset	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.4		-0.4		mA
	A input			-2.4		-2.4		
	B of 'LS290			-3.2		-3.2		
	B of 'LS293			-1.6		-1.6		
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100	-20	-100			mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 3	'LS290		9	15	9		15
		'LS293		9	15	9		15

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶ Q<sub>A</sub> outputs are tested at specified I<sub>OL</sub> plus the limit value of I<sub>IL</sub> for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

7

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER <sup>◇</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS290			'LS293			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 6	32	42		32	42		MHz
	B	Q <sub>B</sub>		16			16			
t <sub>PLH</sub>	A	Q <sub>A</sub>			10	16		10	16	ns
t <sub>PHL</sub>	A	Q <sub>A</sub>			12	18		12	18	
t <sub>PLH</sub>	A	Q <sub>D</sub>			32	48		46	70	ns
t <sub>PHL</sub>	A	Q <sub>D</sub>			34	50		46	70	
t <sub>PLH</sub>	B	Q <sub>B</sub>			10	16		10	16	ns
t <sub>PHL</sub>	B	Q <sub>B</sub>			14	21		14	21	
t <sub>PLH</sub>	B	Q <sub>C</sub>			21	32		21	32	ns
t <sub>PHL</sub>	B	Q <sub>C</sub>			23	35		23	35	
t <sub>PLH</sub>	B	Q <sub>D</sub>			21	32		34	51	ns
t <sub>PHL</sub>	B	Q <sub>D</sub>			23	35		34	51	
t <sub>PHL</sub>	Set-to-0	Any			26	40		26	40	ns
t <sub>PLH</sub>	Set-to-9	Q <sub>A</sub> , Q <sub>D</sub>			20	30				ns
t <sub>PHL</sub>		Q <sub>B</sub> , Q <sub>C</sub>			26	40				

◇ f<sub>max</sub> ≡ maximum count frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

NOTE 6: Load circuit and voltage waveforms are the same as those shown for the 'LS90 and 'LS93, pages 7-80.

TTL  
MSI

## TYPES SN54LS295B, SN74LS295B 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7611780, OCTOBER 1976

- 'LS295B Offers Three Times the Sink-Current Capability of 'LS295A
- Schottky-Diode-Clamped Transistors
- Low Power Dissipation . . . 80 mW Typical (Enabled)
- Applications:
  - N-Bit Serial-To-Parallel Converter
  - N-Bit Parallel-To-Serial Converter
  - N-Bit Storage Register

### description

These 4-bit registers feature parallel inputs, parallel outputs, and clock, serial, mode, and output control inputs. The registers have three modes of operation:

- Parallel (broadside) load
- Shift right (the direction  $Q_A$  toward  $Q_D$ )
- Shift left (the direction  $Q_D$  toward  $Q_A$ )


Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

Shift right is accomplished when the mode control is low; shift left is accomplished when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_D$  to input C, etc.) and serial data is entered at input D.

When the output control is high, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a low logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected.

The SN54LS295B is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS295B is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54LS295B . . . J OR W PACKAGE  
SN74LS295B . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table

FUNCTION TABLE

MODE CONTROL	CLOCK	SERIAL	INPUTS				OUTPUTS			
			A	B	C	D	$Q_A$	$Q_B$	$Q_C$	$Q_D$
H	H	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
H	↓	X	a	b	c	d	a	b	c	d
H	↓	X	$Q_{B}^{\dagger}$	$Q_{C}^{\dagger}$	$Q_{D}^{\dagger}$	d	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	d
L	H	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
L	↓	H	X	X	X	X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
L	↓	L	X	X	X	X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$

When the output control is low, the outputs are disabled to the high-impedance state; however, sequential operation of the registers is not affected.

<sup>†</sup>Shifting left requires external connection of  $Q_B$  to A,  $Q_C$  to B, and  $Q_D$  to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)  
↓ = transition from high to low level.

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady-state input conditions were established.  
 $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent ↓ transition of the clock.

See explanation of function tables on page 3-8.

1076

### DESIGN GOAL

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-429

## TYPES SN54LS295B, SN74LS295B 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS295B	-55°C to 125°C
SN74LS295B	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS295B			SN74LS295B			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			12			24	mA
Clock frequency, $f_{clock}$	0		20	0		20	MHz
Width of clock pulse, $t_{w(clock)}$	25			25			ns
Setup time, high-level or low-level data, $t_{su}$	20			20			ns
Hold time, high-level or low-level data, $t_h$	20			20			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS295B			SN74LS295B			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$		0.25	0.4		0.25	0.4	V
$I_{OZH}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_{IL} = V_{IL \text{ max}}, V_O = 2.7 \text{ V}$			20			20	µA
$I_{OZL}$ Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_O = 0.4 \text{ V}$			-20			-20	µA
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	µA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX}$	-30		-130	-30		-130	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	Condition A		16	27	16	27	mA
		Condition B		17	29	17	29	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

- Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.
- Output control and clock input grounded.

### DESIGN GOAL

7-430

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076


## TYPES SN54LS295B SN74LS295B 4-BIT RIGHT-SHIFT LEFT-SHIFT REGISTERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25\text{ C}$ ,  $R_L = 667\ \Omega$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 45\text{ pF}$ , See Note 3	25	35		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output			20	30	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			23	35	ns
$t_{PZH}$ Output enable time to high level			17	26	ns
$t_{PZL}$ Output enable time to low level			28	42	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 5\text{ pF}$ , See Note 3		13	20	ns
$t_{PLZ}$ Output disable time from low level			17	26	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

### functional block diagram



### schematics of inputs and outputs



7

TTL  
MSI

## TYPES SN54298, SN54LS298, SN74298, SN74LS298 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

BULLETIN NO. DL-S 7611747, MARCH 1974—REVISED OCTOBER 1976

- **Selects One of Two 4-Bit Data Sources and Stores Data Synchronously with System Clock**
- **Applications:**
  - Dual Source for Operands and Constants in Arithmetic Processor; Can Release Processor Register Files for Acquiring New Data
  - Implement Separate Registers Capable of Parallel Exchange of Contents Yet Retain External Load Capability
  - Universal Type Register for Implementing Various Shift Patterns; Even Has Compound Left-Right Capabilities

### description

These monolithic quadruple two-input multiplexers with storage provide essentially the equivalent functional capabilities of two separate MSI functions (SN54157/SN74157 or SN54LS157/SN74LS157 and SN54175/SN74175 or SN54LS175/SN74LS175) in a single 16-pin package.

When the word-select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.


Typical power dissipation is 195 milliwatts for the '298 and 65 milliwatts for the 'LS298. SN54298 and SN54LS298 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; SN74298 and SN74LS298 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE


INPUTS		OUTPUTS			
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	↓	a1	b1	c1	d1
H	↓	a2	b2	c2	d2
X	H	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

H = high level (steady state)  
L = low level (steady state)  
X = irrelevant (any input, including transitions)  
↓ = transition from high to low level  
a1, a2, etc. = the level of steady-state input at A1, A2, etc.  
Q<sub>A0</sub>, Q<sub>B0</sub>, etc. = the level of Q<sub>A</sub>, Q<sub>B</sub>, etc. entered on the most-recent ↓ transition of the clock input.

SN54298, SN54LS298 . . . J OR W PACKAGE  
SN74298, SN74LS298 . . . J OR N PACKAGE  
(TOP VIEW)



### functional block diagram








7

# TYPES SN54298, SN54LS298, SN74298, SN74LS298 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

REVISED OCTOBER 1976

schematics of inputs and outputs



7



## TYPES SN54298, SN74298 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54298	-55°C to 125°C
SN74298	0°C to 70°C
Storage temperature	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54298			SN74298			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Width of clock pulse, high or low level, $t_W$		20			20		ns
Setup time, $t_{SU}$	Data	15		15			ns
	Word select	25		25			
Hold time, $t_H$	Data	5		5			ns
	Word select	0		0			
Operating free-air temperature, $T_A$		-55	125		0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.2		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$			0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	SN54298	-20	-57	mA
		SN74298	-18	-57	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		39	65	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and all inputs except clock low,  $I_{CC}$  is measured after applying a momentary 4.5 V, followed by ground, to the clock input.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ ,		18	27	ns
$t_{pHL}$ Propagation delay time, high-to-low-level output	See Note 3		21	32	

NOTE 3: Load circuit and waveforms are shown on page 3-10.

## TYPES SN54LS298, SN74LS298

### QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS298	-55°C to 125°C
SN74LS298	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS298			SN74LS298			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of clock pulse, high or low level, $t_{W}$	20			20			ns
Setup time, $t_{SU}$	Data	15		15			ns
	Word select	25		25			
Hold time, $t_H$	Data	5		5			ns
	Word select	0		0			
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS298			SN74LS298			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL \text{ max}}$		0.25	0.4		0.25	0.4	V
	$I_{OL} = 4 \text{ mA}$					0.35	0.5	
	$I_{OL} = 8 \text{ mA}$							
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-0.4			-0.4		mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		13	21		13	21	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and all inputs except clock low,  $I_{CC}$  is measured after applying a momentary 4.5 V, followed by ground, to the clock input.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ ,		18	27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Note 4		21	32	


NOTE 4: Load circuit and waveforms are shown on page 3-11.

## TYPES SN54298, SN54LS298, SN74298, SN74LS298 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

### TYPICAL APPLICATION DATA

This versatile multiplexer/register can be connected to operate as a shift register that can shift N-places in a single clock pulse.


The following figure illustrates a BCD shift register that will shift an entire 4-bit BCD digit in one clock pulse.



When the word-select input is high and the registers are clocked, the contents of register 1 is transferred (shifted) to register 2 and etc. In effect, the BCD digits are shifted one position. In addition, this application retains a parallel-load capability which means that new BCD data can be entered in the entire register with one clock pulse. This arrangement can be modified to perform the shifting of binary data for any number of bit locations.

Another function that can be implemented with the '298 or 'LS298 is a register that can be designed specifically for supporting multiplier or division operations. The example below is a one place/two-place shift register.

7



When word select is low and the register is clocked, the outputs of the arithmetic/logic units (ALU's) are shifted one place. When word select is high and the registers are clocked, the data is shifted two places.

TTL  
LSI


## TYPES SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

BULLETIN NO. DL.S 7612115, MARCH 1974—REVISED OCTOBER 1976

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operation:  
Hold (Store)      Shift Left  
Shift Right      Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear
- Applications:  
Stacked or Push-Down Registers.  
Buffer Storage, and  
Accumulator Registers

TYPE	GUARANTEED SHIFT (CLOCK) FREQUENCY	TYPICAL POWER DISSIPATION
'LS299	35 MHz	175 mW
'S299	50 MHz	700 mW

SN54LS299, SN54S299 . . . J PACKAGE  
SN74LS299, SN74S299 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see description and function table

### description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

FUNCTION TABLE


MODE	INPUTS						INPUTS/OUTPUTS								OUTPUTS			
	CLEAR	FUNCTION SELECT		OUTPUT CONTROL		CLOCK	SERIAL											
		S1	S0	G1†	G2†		SL	SR	A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
Clear	L L	X L	L X	L L	L L	X X	X X	X X	L L	L L	L L	L L	L L	L L	L L	L L	L L	L L
Hold	H H	L X	L X	L L	L L	X L	X X	X X	QA0 QA0	QB0 QB0	QC0 QC0	QD0 QD0	QE0 QE0	QF0 QF0	QG0 QG0	QH0 QH0	QA0 QA0	QH0 QH0
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H L	QA <sub>n</sub> QA <sub>n</sub>	QB <sub>n</sub> QB <sub>n</sub>	QC <sub>n</sub> QC <sub>n</sub>	QD <sub>n</sub> QD <sub>n</sub>	QE <sub>n</sub> QE <sub>n</sub>	QF <sub>n</sub> QF <sub>n</sub>	QG <sub>n</sub> QG <sub>n</sub>	H L	QH <sub>n</sub> QH <sub>n</sub>
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	QB <sub>n</sub> QB <sub>n</sub>	QC <sub>n</sub> QC <sub>n</sub>	QD <sub>n</sub> QD <sub>n</sub>	QE <sub>n</sub> QE <sub>n</sub>	QF <sub>n</sub> QF <sub>n</sub>	QG <sub>n</sub> QG <sub>n</sub>	QH <sub>n</sub> QH <sub>n</sub>	L L	QB <sub>n</sub> QB <sub>n</sub>	H L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals. See explanation of function tables on page 3-8.

**TYPES SN54LS299, SN54S299, SN74LS299, SN74S299**  
**8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS**


functional block diagram



7

## TYPES SN54LS299, SN74LS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54LS299	-55°C to 125°C
SN74LS299	0°C to 70°C
Storage temperature	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS299			SN74LS299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	Q <sub>A</sub> thru Q <sub>H</sub>			-1			-2.6	mA
	Q <sub>A</sub> ' or Q <sub>H</sub> '			-0.4			-0.4	
Low-level output current, $I_{OL}$	Q <sub>A</sub> thru Q <sub>H</sub>			12			24	mA
	Q <sub>A</sub> ' or Q <sub>H</sub> '			4			8	
Clock frequency, $f_{clock}$		0		35	0		35	MHz
Width of clock pulse, $t_w(\text{clock})$	Clock high	20			20			ns
	Clock low	20			20			
Width of clear pulse, $t_w(\text{clear})$	Clear low	20			20			ns
	Select	10†			10†			
Setup time, $t_{su}$	High-level data <sup>◇</sup>	20†			20†			ns
	Low-level data <sup>◇</sup>	20†			20†			
	Clear inactive-state	20†			20†			
	Select	10†			10†			
Hold time, $t_h$	Select	10†			10†			ns
	Data <sup>◇</sup>	0†			0†			
Operating free-air temperature, $T_A$		-55		125	0		70	°C

<sup>◇</sup>Data includes the two serial inputs and the eight input/output data lines.

7

# TYPES SN54LS299, SN74LS299

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS299		SN74LS299		UNIT			
			MIN	TYP‡	MAX	MIN		TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2		2		V			
V <sub>IL</sub>	Low-level input voltage		0.7		0.8		V			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5		-1.5		V			
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX		2.4	3.2	2.4	3.1	V	
		Q <sub>A'</sub> or Q <sub>H'</sub>			2.7	3.4	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub>	I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4	V	
				I <sub>OL</sub> = 24 mA			0.35	0.5		
		Q <sub>A'</sub> or Q <sub>H'</sub>		I <sub>OL</sub> = 4 mA	0.25		0.4	0.25		0.4
				I <sub>OL</sub> = 8 mA			0.35	0.5		
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V	40		40		μA		
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V	-400		-400		μA		
I <sub>I</sub>	Input current at maximum input voltage	S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.2		0.2		mA		
		Any other		0.1		0.1				
I <sub>IH</sub>	High-level input current	A thru H, S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	40		40		μA		
		Any other		30		30				
I <sub>IL</sub>	Low-level input current	S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	-0.8		-0.8		mA		
		Any other		-0.4		-0.4				
I <sub>OS</sub>	Short-circuit output current§	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX	-30	-130	-30	-130	mA		
		Q <sub>A'</sub> or Q <sub>H'</sub>		-20	-100	-20	-100			
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX	35	60	35	60	mA			

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	35	50		MHz
t <sub>PLH</sub>	Clock	Q <sub>A'</sub> or Q <sub>H'</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 2	15	25		ns
t <sub>PHL</sub>				15	25		
t <sub>PHL</sub>	Clear	Q <sub>A'</sub> or Q <sub>H'</sub>		20	35		ns
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 665 Ω, See Note 2	15	25		ns
t <sub>PHL</sub>				15	25		
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>		20	35		ns
t <sub>PZH</sub>	G <sub>1</sub> , G <sub>2</sub>	Q <sub>A</sub> thru Q <sub>H</sub>		20	35		ns
t <sub>PZL</sub>				20	35		
t <sub>PHZ</sub>	G <sub>1</sub> , G <sub>2</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 665 Ω, See Note 2	15	25		ns
t <sub>PLZ</sub>				15	25		

† f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times. See load circuits and waveforms on page 3-11.

### DESIGN GOAL

7-440


This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

107

## TYPES SN54S299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54S299 (see Note 2)	-55°C to 125°C
SN74S299	0°C to 70°C
Storage temperature	-65°C to 150°C

NOTES 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54S299			SN74S299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$Q_A$ thru $Q_H$			-2			-6.5	mA
	$Q_{A'}$ or $Q_{H'}$			-0.5			-0.5	
Low-level output current, $I_{OL}$	$Q_A$ thru $Q_H$			20			20	mA
	$Q_{A'}$ or $Q_{H'}$			6			6	
Clock frequency, $f_{clock}$		0		50	0		50	MHz
Width of clock pulse, $t_w(\text{clock})$	Clock high		10			10		ns
	Clock low		10			10		
Width of clear pulse, $t_w(\text{clear})$	Clear low		10			10		ns
	Clear high		10			10		
Setup time, $t_{su}$	Select		15 $\uparrow$			15 $\uparrow$		ns
	High-level data $\diamond$		7 $\uparrow$			7 $\uparrow$		
	Low-level data $\diamond$		5 $\uparrow$			5 $\uparrow$		
	Clear inactive-state		10 $\uparrow$			10 $\uparrow$		
Hold time, $t_h$	Select		5 $\uparrow$			5 $\uparrow$		ns
	Data $\diamond$		5 $\uparrow$			5 $\uparrow$		
Operating free-air temperature, $T_A$		-55		125	0		70	°C

$\diamond$ Data includes the two serial inputs and the eight input/output data lines.



# TYPES SN54S299, SN74S299

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage		2			V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2	V	
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.2	V	
		Q <sub>A'</sub> or Q <sub>H'</sub>	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX			0.5	V	
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.4 V		100	μA	
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.5 V		-250	μA	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V		1	mA	
I <sub>IH</sub>	High-level input current	A thru H, S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		100	μA	
		Any other			50		
I <sub>IL</sub>	Low-level input current	Clock or clear	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V		-2	mA	
		Any other			-250		
I <sub>OS</sub>	Short-circuit output current‡	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX		-40	mA	
		Q <sub>A'</sub> or Q <sub>H'</sub>			-20		-100
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = MAX		140	225	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	50	70		MHz
t <sub>PLH</sub>	Clock	Q <sub>A'</sub> or Q <sub>H'</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1 kΩ, See Note 2		12	20	ns
t <sub>PHL</sub>					13	20	
t <sub>PHL</sub>	Clear	Q <sub>A'</sub> or Q <sub>H'</sub>			14	21	ns
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 280 Ω, See Note 2		15	21	ns
t <sub>PHL</sub>					15	21	
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>			16	24	ns
t <sub>PZH</sub>	G <sub>1</sub> , G <sub>2</sub>	Q <sub>A</sub> thru Q <sub>H</sub>			10	18	ns
t <sub>PZL</sub>					12	18	
t <sub>PHZ</sub>	G <sub>1</sub> , G <sub>2</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 280 Ω, See Note 3		7	12	ns
t <sub>PLZ</sub>					7	12	

† f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = propagation delay time, low-to-high-level output.

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level

NOTE 3: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times. See load circuits and waveforms on page 3-10.


TTL  
LSI

# TYPES SN54LS323, SN74LS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

BULLETIN NO. DL-S 7612462, OCTOBER 1976

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operation:  
Hold (Store)      Shift Left  
Shift Right      Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Typical Power Dissipation . . . 175 mW
- Guaranteed Shift (Clock) Frequency . . . 35 MHz
- Applications:  
Stacked or Push-Down Registers,  
Buffer Storage, and  
Accumulator Registers
- SN54LS299 and SN74LS299 Are Similar But Have Direct Overriding Clear

SN54LS323 . . . J PACKAGE  
SN74LS323 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see description and function table

**description**

These Low-Power Schottky eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table. Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous and a low level at the clear input clears the register on the next low-to-high transition of the clock.

**FUNCTION TABLE**

MODE	INPUTS						INPUTS/OUTPUTS								OUTPUTS			
	CLEAR	FUNCTION SELECT		OUTPUT CONTROL		CLOCK	SERIAL		A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
		S1	S0	G1†	G2†		SL	SR										
Clear	L	X	L	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	↑	X	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	H	QH <sub>n</sub>
	H	L	H	L	L	↑	X	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	L	QH <sub>n</sub>
Shift Left	H	H	L	L	L	↑	H	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	H	QB <sub>n</sub>	H
	H	H	L	L	L	↑	L	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	L	QB <sub>n</sub>	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals. See explanation of function tables on page 3-8.

**schematics of inputs and outputs, absolute maximum ratings, recommended operating conditions, and electrical characteristics**

Same as SN54LS299 and SN74LS299, see page 7-439.

1076

**DESIGN GOAL**

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.


**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-443

# TYPES SN54LS323, SN74LS323

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

functional block diagram



7

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$			See Note 1	35	50		MHz
$t_{PLH}$	Clock	$Q_A'$ or $Q_H'$	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Note 1	15	25		ns
$t_{PHL}$				15	25		
$t_{PLH}$	Clock	$Q_A$ thru $Q_H$	$C_L = 45\text{ pF}$ , $R_L = 665\ \Omega$ , See Note 1	15	25		ns
$t_{PHL}$				15	25		
$t_{PZH}$	$\bar{G}_1, \bar{G}_2$	$Q_A$ thru $Q_H$	See Note 1	20	35		ns
$t_{PZL}$				20	35		
$t_{PHZ}$	$\bar{G}_1, \bar{G}_2$	$Q_A$ thru $Q_H$	$C_L = 5\text{ pF}$ , $R_L = 665\ \Omega$ , See Note 1	15	25		ns
$t_{PLZ}$				15	25		

<sup>†</sup> $f_{max}$   $\equiv$  maximum clock frequency

$t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

$t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output

$t_{PZH}$   $\equiv$  output enable time to high level

$t_{PZL}$   $\equiv$  output enable time to low level

$t_{PHZ}$   $\equiv$  output disable time from high level

$t_{PLZ}$   $\equiv$  output disable time from low level

NOTE 1: For testing  $f_{max}$ , all outputs are loaded simultaneously, each with  $C_L$  and  $R_L$  as specified for the propagation times. See load circuits and waveforms on page 3-11.

### DESIGN GOAL

7-444 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
 INCORPORATED  
 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

TTL  
MSI

## TYPES SN54LS324 THRU SN54LS327, SN74LS324 THRU SN74LS327 VOLTAGE-CONTROLLED OSCILLATORS

BULLETIN NO. DL-S 7612472, OCTOBER 1976

- 'LS325, 'LS326 and 'LS327 Have Two Independent VCO's in a Single Package
- Output Frequency Set by Single External Component:  
Crystal for High-Stability Fixed-Frequency Operation  
Capacitor for Fixed- or Variable-Frequency Operation
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Output Circuitry
- Highly Stable Operation over Specified Temperature and/or Supply Voltage Ranges

### description

With the exception of 'LS324, all of these devices feature two independent voltage-controlled oscillators (VCO) in a single monolithic chip. The 'LS324, 'LS325 and 'LS326 have complementary outputs. The output frequency of each VCO is established by a single external component, either a capacitor or a crystal, in combination with the voltage-sensitive inputs, one for frequency control and on the 'LS324, another one for frequency range. These inputs can be used to vary the output frequency by changing the voltage applied to them. These highly stable oscillators can be set to operate at any frequency typically between 0.12 Hz and 30 MHz. With 2 volts applied to the frequency control input and also to the range input of the 'LS324, the output frequency can be approximated as follows:


$$f_o = \frac{1 \times 10^{-4}}{C_{ext}}$$

where:  $f_o$  = output frequency in hertz

$C_{ext}$  = external capacitance in farads.


These devices can operate from a single 5-volt supply. However, one set of supply-voltage and ground pins ( $V_{CC}$  and  $GND$ ) is provided for the enable, synchronization-gating, and output sections, and a separate set ( $\ominus V_{CC}$  and  $\ominus GND$ ) is provided for the oscillator and associated frequency-control circuits so that effective isolation can be accomplished in the system. Disabling either VCO of the 'LS325 and 'LS327 can be accomplished by removing the appropriate  $\ominus V_{CC}$ . An enable input is provided on the 'LS324 and 'LS326. While this input is low, the output is enabled. While the enable input is high, Y is high and  $\bar{Y}$  is low.

SN54LS' . . . J OR W PACKAGE  
SN74LS' . . . J OR N PACKAGE  
'LS324 (TOP VIEW)




logic: see description

'LS325 (TOP VIEW)




logic: see description

'LS326 (TOP VIEW)



logic: see description

'LS327 (TOP VIEW)



logic: see description

7

# TYPES SN54LS324 THRU SN54LS327, SN74LS324 THRU SN74LS327 VOLTAGE-CONTROLLED OSCILLATORS


## description (continued)

The internal oscillator runs continuously even while the output is disabled via the enable input. The enable input is one standard load, and it and the buffered output operate at standard Schottky-clamped TTL levels.

The pulse synchronization-gating section ensures that the first output pulse is neither clipped nor extended. Duty cycle of the square-wave output is fixed at approximately 50 percent. Simultaneous operation of both VCO's in the same package is not recommended.

The SN54LS324 thru SN54LS327 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS324 thru SN74LS327 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## schematics of inputs and outputs



7

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Notes 1 and 2)	7 V
Input voltage: Enable input ('LS324 and 'LS326)	7 V
Frequency control or range input	$V_{CC}$
Operating free-air temperature range: SN54LS' Circuits	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS' Circuits	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTES: 1. Voltage values are with respect to the appropriate ground terminal.

2. Throughout this data sheet, the symbol  $V_{CC}$  is used for the voltage applied to both the  $V_{CC}$  and  $\ominus V_{CC}$  terminals, unless otherwise noted.

## TYPES SN54LS324 THRU SN54LS327, SN74LS324 THRU SN74LS327 VOLTAGE-CONTROLLED OSCILLATORS

### recommended operating conditions

	SN54LS <sup>†</sup>			SN74LS <sup>†</sup>			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Input voltage at frequency control or range input, V <sub>I(freq)</sub> or V <sub>I(rng)</sub> <sup>▲</sup>	0		5	0		5	V
High-level output current, I <sub>OH</sub>			-1.2			-1.2	mA
Low-level output current, I <sub>OL</sub>			12			24	mA
Output frequency (enabled), f <sub>o</sub>	1			1			Hz
		20			20		MHz
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS <sup>†</sup>			SN74LS <sup>†</sup>			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IH</sub>	High-level input voltage at enable <sup>◆</sup>		2			2			V
V <sub>IL</sub>	Low-level input voltage at enable <sup>◆</sup>				0.7			0.8	V
V <sub>IK</sub>	Input clamp voltage at enable <sup>◆</sup>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -1.2 mA, See Note 3	2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, $\ominus$ V <sub>CC</sub> open, V <sub>IL</sub> = V <sub>IL max</sub>	I <sub>OL</sub> = 12 mA		0.25	0.4	0.25	0.4	V
			I <sub>OL</sub> = 24 mA				0.35	0.5	
I <sub>I</sub>	Input current	V <sub>CC</sub> = MAX	F <sub>req control or range</sub> <sup>▲</sup>		50	250	50	250	μA
			V <sub>I</sub> = 5 V						
			V <sub>I</sub> = 1 V		10	50	10	50	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20			20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.4			-0.4	mA
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	-40		-225	-40		-225	mA
I <sub>CC</sub>	Supply current, total into V <sub>CC</sub> and $\ominus$ V <sub>CC</sub> pins	V <sub>CC</sub> = Max	'LS324, 'LS326		18	30	18	30	mA
		See Note 4	'LS325, 'LS327		30	50	30	50	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>◆</sup>The characteristics involving an enable input are applicable to 'LS324 and 'LS326 only.

NOTES: 3. V<sub>OH</sub> is measured for Y outputs by connecting a 1-kΩ resistor from CX1 to V<sub>CC</sub> and another 1-kΩ resistor from CX2 to GND. This procedure is reversed for testing V<sub>OH</sub> of  $\bar{Y}$  outputs (not applicable to 'LS327). That is, a 1-kΩ resistor is connected from CX2 to V<sub>CC</sub> and another 1-kΩ resistor from CX1 to GND. During the V<sub>OH</sub> tests of 'LS324 and 'LS326, the enable pin should be at V<sub>IL max</sub>.

4. For 'LS324 and 'LS326, I<sub>CC</sub> is measured with the outputs disabled and open, and  $\ominus$  V<sub>CC</sub> = MAX. For 'LS325 and 'LS327, I<sub>CC</sub> is measured with one  $\ominus$  V<sub>CC</sub> = MAX, and with the other  $\ominus$  V<sub>CC</sub> and outputs open.

### switching characteristics, V<sub>CC</sub> = 5 V (unless otherwise noted), R<sub>L</sub> = 667 Ω, C<sub>L</sub> = 45 pF, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f <sub>o</sub>	Output frequency	C <sub>ext</sub> = 2 pF	V <sub>I(freq)</sub> = 5 V, V <sub>I(rng)</sub> = 0 V	20	30		MHz
			V <sub>I(freq)</sub> = 0 V, V <sub>I(rng)</sub> = 5 V	11	20		
f <sub>o</sub>	Output frequency (crystal controlled)	$\ominus$ V <sub>CC</sub> = 3 V, V <sub>I(freq)</sub> = V <sub>I(rng)</sub> = 0 V		10	20		MHz
	Output duty cycle	C <sub>ext</sub> = 8.3 pF to 500 μF			50%		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output from enable	f <sub>o</sub> ≥ 1 Hz			30+*		ns

\*The range input is provided only on the 'LS324.

\*The delay will typically be 30 ns pulse up to one period of one cycle (i.e. 30 ns +  $\frac{1 \times 10^9}{f_o(\text{Hz})}$  ns) depending upon the timing of the enable pulse with respect to the signal generated by the internal oscillator.

TTL  
MSI


# TYPES SN54LS348, SN74LS348 (TIM9908) 8-LINE-TO-3-LINE PRIORITY ENCODERS WITH 3-STATE OUTPUTS

BULLETIN NO. DLS 7612469, OCTOBER 1976


- 3-State Outputs Drive Bus Lines Directly
- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:  
N-Bit Encoding  
Code Converters and Generators
- Typical Data Delay . . . 15 ns
- Typical Power Dissipation . . . 60 mW

### description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The 'LS348 circuits encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion. Outputs A0, A1, and A2 are implemented in three-state logic for easy expansion up to 64 lines without the need for external circuitry. See Typical Application Data.



### functional block diagram




FUNCTION TABLE

EI	INPUTS								OUTPUTS				
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	Z	Z	Z	H	H
L	H	H	H	H	H	H	H	H	Z	Z	Z	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	L	H	H	H	L	H	L	L	H
L	X	X	X	L	H	H	H	H	L	L	L	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	L	L	H

H = high logic level, L = low logic level, X = irrelevant  
Z = high-impedance state

### schematic of inputs and outputs



DESIGN GOAL

7-448 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

## TYPES SN54LS348, SN74LS348 (TIM9908)

### 8-LINE-TO-3-LINE PRIORITY ENCODERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS348	-55°C to 125°C
SN74LS348	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS348			SN74LS348			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	A0, A1, A2			-1			mA
	EO, GS			-400			$\mu$ A
Low-level output current, $I_{OL}$	A0, A1, A2			12			mA
	EO, GS			4			8 mA
Operating free-air temperature, $T_A$	-55			125			0 70 °C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS348		SN74LS348		UNIT	
			MIN	TYP‡	MAX	MIN		TYP‡
$V_{IH}$	High-level input voltage		2		2		V	
$V_{IL}$	Low-level input voltage		0.7		0.8		V	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5		-1.5		V	
$V_{OH}$	High-level output voltage	A0, A1, A2	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -1 \text{ mA}$		2.4 3.1		V	
		EO, GS	$V_{IL} = V_{IL \text{ max}}, I_{OH} = -2.6 \text{ mA}$		2.4 3.1			
$V_{OL}$	Low-level output voltage	A0, A1, A2	$V_{CC} = \text{MIN}, I_{OL} = 12 \text{ mA}$		0.25 0.4		V	
			$V_{IH} = 2 \text{ V}, I_{OL} = 24 \text{ mA}$		0.35 0.5			
		EO, GS	$V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$		0.25 0.4			
			$I_{OL} = 8 \text{ mA}$		0.35 0.5			
$I_I$	Input current at maximum input voltage	Inputs 1 thru 7	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.2		mA	
		All other inputs			0.1			
$I_{IH}$	High-level input current	Inputs 1 thru 7	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		40		$\mu$ A	
		All other inputs			20			
$I_{IL}$	Low-level input current	Inputs 1 thru 7	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.8		mA	
		All other inputs			-0.4			
$I_{OS}$	Short-circuit output current§	Outputs A0, A1, A2	$V_{CC} = \text{MAX}$		-30 -130		mA	
		Outputs EO, GS			-20 -100			
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2	Condition 1	13 25		13 25		mA
			Condition 2	12 23		12 23		

NOTE 2:  $I_{CC}$  (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open.  $I_{CC}$  (condition 2) is measured with all inputs and outputs open.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.



# TYPES SN54LS348, SN74LS348 (TIM9908)

## 8-LINE-TO-3-LINE PRIORITY ENCODERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	0 thru 7	A0, A1, or A2	In-phase output	$C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$ , See Note 3	11	17	ns	
$t_{PHL}$					20	30		
$t_{PLH}$	0 thru 7	A0, A1, or A2	Out-of-phase output		23	35	ns	
$t_{PHL}$					23	35		
$t_{PLH}$	0 thru 7	EO	Out-of-phase output		12	18	ns	
$t_{PHL}$					6	15		
$t_{PLH}$	0 thru 7	GS	In-phase output		15	23	ns	
$t_{PHL}$					14	21		
$t_{PLH}$	EI	GS	In-phase output		11	17	ns	
$t_{PHL}$					24	36		
$t_{PLH}$	EI	EO	In-phase output		14	21	ns	
$t_{PHL}$					17	25		
$t_{PZH}$	EI	A0, A1, or A2			26	39	ns	
$t_{PZL}$					27	41		
$t_{PHZ}$	EI	A0, A1, or A2		$C_L = 5\text{ pF}$ , $R_L = 667\ \Omega$	18	27	ns	
$t_{PLZ}$				23	35			

<sup>†</sup>  $t_{PLH}$  = propagation delay time, low-to-high-level output  
 $t_{PHL}$  = propagation delay time, high-to-low-level output  
 $t_{PZH}$  = output enable time to high level  
 $t_{PZL}$  = output enable time to low level  
 $t_{PHZ}$  = output disable time from high level  
 $t_{PLZ}$  = output disable time from low level

NOTE 3: Load circuits and waveforms are shown on page 3-11.

### TYPICAL APPLICATION DATA

7




FIGURE 1—PRIORITY ENCODER WITH UP TO 64 INPUTS.

DESIGN GOAL

7-450 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
 INCORPORATED  
 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TTL  
MSI


# TYPE SN74351 DUAL DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7612116, MARCH 1974 - REVISED OCTOBER 1976


- Dual 8-Line-to-1-Line Multiplexer That Can Replace Two SN54151, SN74151 Multiplexers in Some Applications
- Four Common Data Lines Permit Simultaneous Interdigitation with Parallel-to-Serial Conversion
- 4-Bit Organization Is Easily Adapted to Handle Binary or BCD
- Three-State Outputs Can Be Connected Directly to System Bus Lines
- Enable Input Controls Impedance Levels of the 12 Data Inputs and Two Outputs

**description**

The SN74351 comprises two 8-line-to-1-line data selectors/multiplexers with full decoding on one monolithic chip. Symmetrically switching, complementary decode generators minimize decoder skew during changes at the select inputs and ensure that potentially erroneous effects are minimized at the data outputs. Four data inputs are exclusive to each multiplexer and four are common to both. A common enable input is provided which, when high, causes both outputs to assume the high-impedance (off) state and simultaneously diverts the majority of the input current, which reduces the load significantly on the data input drivers. A low logic level at the enable input activates both outputs so that each will assume the complement of the level of the selected input.



**functional block diagram**



**FUNCTION TABLE**

INPUTS		OUTPUTS	
ENABLE	SELECT	1Y	2Y
$\bar{G}$	C B A		
H	X X X	Z	Z
L	L L L	$\bar{1}D_0$	$2D_0$
L	L L H	$\bar{1}D_1$	$2D_1$
L	L H L	$\bar{1}D_2$	$2D_2$
L	L H H	$\bar{1}D_3$	$2D_3$
L	H L L	$\bar{D}_4$	$\bar{D}_4$
L	H L H	$\bar{D}_5$	$\bar{D}_5$
L	H H L	$\bar{D}_6$	$\bar{D}_6$
L	H H H	$\bar{D}_7$	$\bar{D}_7$

H = high level, L = low level, X = irrelevant  
 Z = high impedance (off)  
 $\bar{1}D_0, \bar{1}D_1, \dots, \bar{D}_7$  = The complement of the level of the respective D input



7

# TYPE SN74351

## DUAL DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
High-level output current, $I_{OH}$			-0.8	mA
Low-level output current, $I_{OL}$			16	mA
Operating free-air temperature, $T_A$	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -0.8 \text{ mA}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_{OZH}$	Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$ , $V_O = 2.4 \text{ V}$			40	μA
$I_{OZL}$	Off state output current, low level voltage applied	$V_{CC} = \text{MAX}$ , $V_{IH} = 2 \text{ V}$ , $V_O = 0.4 \text{ V}$			-40	μA
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	Enable, any select, any D0 thru D3			40	μA
		D4 thru D7	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$		80	
$I_{IL}$	Low-level input current	Enable, any select, any D0 thru D3	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-1.6	mA
		D4 thru D7			-3.2	
		Any D	$V_{CC} = \text{MAX}$ , $V_I = 0.5$ , $V_{I(\text{enable})} = 2 \text{ V}$			-40
$I_{OS}$	Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-18		-55	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$ , See Note 2		44	66	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with the enable input grounded, other inputs and both outputs open.

# TYPE SN74351

## DUAL DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A, B, or C	Y	$C_L = 50\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 3		20		ns
$t_{PHL}$					20		
$t_{PLH}$	Any D	Y			10		ns
$t_{PHL}$					10		
$t_{ZH}$	$\bar{G}$	Y			13		ns
$t_{ZL}$					20		
$t_{HZ}$	$\bar{G}$	Y	$C_L = 5\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 3		6		ns
$t_{LZ}$					10		

†  $t_{PLH}$  = propagation delay time, low-to-high-level output  
 $t_{PHL}$  = propagation delay time, high-to-low-level output  
 $t_{ZH}$  = output enable time to high level  
 $t_{ZL}$  = output enable time to low level  
 $t_{HZ}$  = output disable time from high level  
 $t_{LZ}$  = output disable time from low level

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

### TYPICAL APPLICATION DATA

This application illustrates how common data can be interdigitated onto two serial data lines. It is useful for transmitting prefixes, suffixes, addresses, or similar functions.



7

374 PRINTED IN U.S.A.  
 TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.  
 TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.


TTL  
MSI

## TYPES SN54LS352, SN74LS352 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7612463, OCTOBER 1976

- Inverting Versions of SN54LS153, SN74LS153
- Schottky-Diode-Clamped Transistors
- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Typical Average Propagation Delay Times:  
Data Input to Output . . . 15 ns  
Strobe Input to Output . . . 19 ns  
Select Input to Output . . . 22 ns
- Fully Compatible with most TTL and DTL Circuits
- Low Power Dissipation . . . 31 mW Typical (Enabled)
- Inverted Data

SN54LS352 . . . J OR W PACKAGE  
SN74LS352 . . . J OR N PACKAGE  
(TOP VIEW)



Logic: see function table

### description

Each of these Schottky-clamped data selectors/-multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.

7

FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	H
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
L	H	X	L	X	X	L	H
L	H	X	H	X	X	L	L
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

Select inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS352	-55°C to 125°C
SN74LS352	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



# TYPES SN54LS352, SN74LS352

## DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

functional block diagram



schematics of inputs and outputs



7

## TYPES SN54LS352, SN74LS352

### DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

#### recommended operating conditions

	SN54LS352			SN74LS352			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS352			SN74LS352			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.7			0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$			0.25	0.4			V
	$I_{OL} = 4 \text{ mA}$				0.25	0.4		
	$I_{OL} = 8 \text{ mA}$				0.35	0.5		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4		-0.4		mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CCL}$ Supply current, output low	$V_{CC} = \text{MAX}$ , See Note 2	6.2	10		6.2	10		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

7

#### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3	13	20		ns
$t_{PHL}$	Data	Y		17	26		ns
$t_{PLH}$	Select	Y		19	29		ns
$t_{PHL}$	Select	Y		25	38		ns
$t_{PLH}$	Strobe	Y		16	24		ns
$t_{PHL}$	Strobe	Y		21	32		ns

<sup>¶</sup> $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown on page 3-11.


**TTL  
MSI**

**TYPES SN54LS353, SN74LS353  
DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS  
WITH 3-STATE OUTPUTS**

BULLETIN NO. DL-S 7612464, OCTOBER 1976

SN54LS353 . . . J OR W PACKAGE  
SN74LS353 . . . J OR N PACKAGE  
(TOP VIEW)

- Inverting Versions of SN54LS253, SN74LS253
- Schottky-Diode-Clamped Transistors
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Typical Average Propagation Delay Times:  
Data Input to Output . . . 12 ns  
Control Input to Output . . . 16 ns  
Select Input to Output . . . 21 ns
- Fully Compatible with Most TTL and DTL Circuits
- Low Power Dissipation . . . 35 mW Typical (Enabled)
- Inverted Data



**description**

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR-invert gates. Separate output control inputs are provided for each of the two four-line sections.

The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low-impedance of the single enabled output will drive the bus line to a high or low logic level.

**logic**

**FUNCTION TABLE**

SELECT INPUTS		DATA INPUTS				OUTPUT CONTROL	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
L	H	X	L	X	X	L	H
L	H	X	H	X	X	L	L
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

Select inputs A and B are common to both sections.  
H = high level, L = low level, X = irrelevant, Z = high impedance (off)

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**


Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS353	-55°C to 125°C
SN74LS353	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.





**TYPES SN54LS353, SN74LS353**  
**DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS**  
**WITH 3-STATE OUTPUTS**

functional block diagram



7

schematics of inputs and outputs



## TYPES SN54LS353, SN74LS353 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/ MULTIPLEXERS WITH 3-STATE OUTPUTS

### recommended operating conditions

	SN54LS353			SN74LS353			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS353		SN74LS353		UNIT		
		MIN	TYP‡	MAX	MIN		TYP‡	MAX
$V_{IH}$ High-level input voltage		2			2	V		
$V_{IL}$ Low-level input voltage				0.7		0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5		-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{iL} = V_{iL \text{ max}}, I_{OH} = \text{MAX}$	2.4	3.4		2.4	3.1	V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{iL} = V_{iL \text{ max}}$			0.25	0.4	0.25	0.4	V
$I_{OZ}$ Off-State (high-impedance state) output current	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}$		20			20	$\mu\text{A}$	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20			20	$\mu\text{A}$	
$I_{iL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4			-0.4	mA	
$I_{OS}$ Short-circuit output current §	$V_{CC} = \text{MAX}$	-30	-130	-30	-130		mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2						mA	
	Condition A		7	12		7	12	
	Condition B		8.5	14		8.5	14	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs open under the following conditions:

- A. All inputs grounded.
- B. Output control at 4.5 V, all inputs grounded.

7

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3	11	25		ns
$t_{PHL}$				13	40		
$t_{PLH}$	Select	Y		20	45		ns
$t_{PHL}$				21	32		
$t_{PZH}$	Output Control	Y		11	23		ns
$t_{PZL}$				15	23		
$t_{PHZ}$	Output Control	Y	$C_L = 5 \text{ pF}, R_L = 2 \text{ k}\Omega,$ See Note 3	27	41		ns
$t_{PLZ}$			12	27			

¶  $t_{PLH}$  ≡ Propagation delay time, low-to-high-level output

$t_{PHL}$  ≡ Propagation delay time, high-to-low-level output

$t_{PZH}$  ≡ Output enable time to high level

$t_{PZL}$  ≡ Output enable time to low level

$t_{PHZ}$  ≡ Output disable time from high level

$t_{PLZ}$  ≡ Output disable time from low level

NOTE 3: Load circuit and waveforms are shown on page 3-11.

**TTL  
MSI**

**TYPE SN74LS362 (TIM9904)  
FOUR-PHASE CLOCK GENERATOR/DRIVER**

BULLETIN NO. DL-S 7612476, OCTOBER 1976


- Clock Generator/Driver for The TMS 9900 or Other Microprocessors
- High-Level 4-Phase Outputs
- Complementary TTL 4-Phase Outputs
- Self-Contained Oscillator Can be Crystal or Capacitor Controlled
- External Oscillator Can Be Used
- Clocked D-Type Flip-Flop With Schmitt-Trigger Input For Reset Signal Synchronization

**description**

The 'LS362 consists of an oscillator, divide-by-four counter, a second divide-by-four counter with gating to generate four clock phases, high-level (12-volt) output drivers, low-level (5-volt) complementary output drivers, and a D-type flip-flop controlled by an external signal and the  $\phi 3$  clock. The four high-level clock phases provide clock inputs to a TMS 9900 microprocessor. The four complementary TTL-level clocks can be used to time memory or other logic functions in a TMS 9900 computer system. The D-type flip-flop can be used to provide (for example) a reset signal to a TMS 9900, timed by  $\phi 3$ , on receipt of an input to the FFD input from power turn-on or a manual switch closure. Other applications are possible. A safety feature has been incorporated in the  $\phi$  outputs such that if an open occurs in the  $V_{CC}$  supply common to 'LS362 and TMS 9900, the  $\phi$  outputs will go low thus protecting the TMS 9900.


The frequency of the internal oscillator can be established by a quartz crystal or capacitor and LC circuit. Either a fundamental or overtone crystal may be used. The LC circuit with the tank inputs selects the desired crystal overtone or establishes the internal oscillator frequency when a capacitor is used instead of a crystal. An LC circuit must always be used at the tank inputs when using the internal oscillator. An external oscillator can be used, if desired, see "Applications Information" for details.

SN74LS362 . . . J OR N PACKAGE  
(TOP VIEW)



7

**typical phase relationships of inputs and outputs (OSC is internal)**



**DESIGN GOAL**

7-460


This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

# TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

functional block diagram



7

1076

DESIGN GOAL


This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-461

# TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage: $V_{CC}$ (see Note 1)	7 V
$V_{DD}$ (see Note 1)	13 V
Input voltage: OSCIN	5.5 V
FFD	-0.5 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminals connected together.

recommended operating conditions

	MIN	NOM	MAX	UNIT	
Supply voltages	$V_{CC}$	4.75	5	5.25	V
	$V_{DD}$	11.4	12	12.6	V
High-level output current, $I_{OH}$	$\phi 1, \phi 2, \phi 3, \phi 4$			-100	$\mu A$
	All others			-400	$\mu A$
Low-level output current, $I_{OL}$	$\phi 1, \phi 2, \phi 3, \phi 4$			4	mA
	All others			8	mA
Internal oscillator frequency, $f_{osc}$		48	54	MHz	
External oscillator pulse width, $t_w(osc)$		25		ns	
Setup time, FFD input (with respect to falling edge of $\phi 3$ ), $t_{su}$		50		ns	
Hold time, FFD input (with respect to falling edge of $\phi 3$ ), $t_h$		-30		ns	
Operating free-air temperature, $T_A$		0	70	°C	

DESIGN GOAL

7-462

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>‡</sup>	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage			2			V	
V <sub>IL</sub>	Low-level input voltage	FFD				0.5	V	
		OSCIN				0.8		
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	FFD		0.4	0.8		V	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = 4.75 V, V <sub>DD</sub> = 11.4 V, I <sub>I</sub> = -18 mA			-1.5	V	
V <sub>OH</sub>	High-level output voltage	φ1, φ2, φ3, φ4	V <sub>CC</sub> = 4.75 V, V <sub>DD</sub> = 11.4 V to 12.6 V	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -2	V <sub>DD</sub> -1.5	V <sub>DD</sub>	V
		Other outputs		I <sub>OH</sub> = -400 μA	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	φ1, φ2, φ3, φ4	V <sub>CC</sub> = 4.75 V, V <sub>DD</sub> = 11.4 V	I <sub>OL</sub> = 4 mA	0.25	0.4	mA	
		Other outputs		I <sub>OL</sub> = 4 mA	0.25	0.4		
				I <sub>OL</sub> = 8 mA	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	FFD	V <sub>CC</sub> = 5.25 V, V <sub>DD</sub> = 12.6 V	V <sub>I</sub> = 7 V		0.1	mA	
		OSCIN		V <sub>I</sub> = 5.5 V		0.3		
I <sub>IH</sub>	High-level input current	FFD	V <sub>CC</sub> = 5.25 V, V <sub>DD</sub> = 12.6 V, V <sub>I</sub> = 2.7 V			20	μA	
		OSCIN				60		
I <sub>IL</sub>	Low-level input current	FFD	V <sub>CC</sub> = 5.25 V, V <sub>DD</sub> = 12.6 V, V <sub>I</sub> = 0.4 V			-0.4	mA	
		OSCIN				-3.2		
I <sub>OS</sub>	Short-circuit output current <sup>‡</sup>	All except φ1, φ2, φ3, φ4	V <sub>CC</sub> = 5.25 V			-20	-100	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>		V <sub>CC</sub> = 5.25 V, FFD and OSCIN at GND, Outputs open		105	175	mA	
I <sub>DD</sub>	Supply current from V <sub>DD</sub>		V <sub>CC</sub> = 5.25 V, V <sub>DD</sub> = 12.6 V, FFD and OSCIN at GND, Outputs open		12	20	mA	

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, V<sub>DD</sub> = 12 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. Outputs φ1, φ2, φ3, and φ4 do not have short-circuit protection.

switching characteristics, T<sub>A</sub> = 25°C, V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 12 V, f<sub>osc</sub> = 48 MHz, see figure 1

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f <sub>out</sub>	Output frequency, any φ or φ̄ TTL				3		MHz
f <sub>out</sub>	Output frequency, OSCOUT				12		MHz
t <sub>c</sub> (φ)	Cycle time, any φ output				333		ns
t <sub>r</sub> (φ)	Rise time, any φ output				10	20	ns
t <sub>f</sub> (φ)	Fall time, any φ output				10	20	ns
t <sub>w</sub> (φ)	Pulse width, any φ output high				40		ns
t <sub>φ1L, φ2H</sub>	Delay time, φ1 low to φ2 high			0	5	15	ns
t <sub>φ2L, φ3H</sub>	Delay time, φ2 low to φ3 high			0	5	15	ns
t <sub>φ3L, φ4H</sub>	Delay time, φ3 low to φ4 high			0	5	15	ns
t <sub>φ4L, φ1H</sub>	Delay time, φ4 low to φ1 high			0	5	15	ns
t <sub>φ1H, φ2H</sub>	Delay time, φ1 high to φ2 high			70	83		ns
t <sub>φ2H, φ3H</sub>	Delay time, φ2 high to φ3 high			70	83		ns
t <sub>φ3H, φ4H</sub>	Delay time, φ3 high to φ4 high			70	83		ns
t <sub>φ4H, φ1H</sub>	Delay time, φ4 high to φ1 high			70	83		ns
t <sub>φH, φ̄TL</sub>	Delay time, φ <sub>n</sub> high to φ <sub>n</sub> TTL low				-8		ns
t <sub>φL, φ̄TH</sub>	Delay time, φ <sub>n</sub> low to φ <sub>n</sub> TTL high				-19		ns
t <sub>φ3L, QH</sub>	Delay time, φ3 low to FFQ output high				-7		ns
t <sub>φ3L, QL</sub>	Delay time, φ3 low to FFQ output low				-12		ns
t <sub>φL, OSOH</sub>	Delay time, φ low to OSCOUT high				-5		ns
t <sub>φH, OSOL</sub>	Delay time, FFQ high to OSCOUT low				-13		ns

NOTE 2: Use load circuit for bi-state totem-pole outputs, page 3-11.

**TYPE SN74LS362 (TIM9904)  
FOUR-PHASE CLOCK GENERATOR/DRIVER**

PARAMETER MEASUREMENT INFORMATION




FIGURE 1—SWITCHING CHARACTERISTICS, VOLTAGE WAVEFORMS

## TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

### APPLICATION INFORMATION

Figure 2 shows the 'LS362 connected to a TMS9900. The oscillator is shown operating with a quartz crystal and an LC circuit connected to the tank terminals.

For operation of the TMS 9900 microprocessor at 3 MHz, the frequency reference will need a resonant frequency of 48 MHz ( $16 \times 3$  MHz). A quartz crystal used as a frequency reference should be made for series-mode operation with a resistance in the 20- to 75-ohm range and be capable of a minimum of 2 mW power dissipation. Typical frequency tolerance is  $\pm 0.005\%$ . For 48-MHz operation a third-overtone crystal is used. The inductance L connected across the tank terminals should be  $0.47 \mu\text{H} \pm 10\%$ , and the capacitance C (including board capacity) should be  $22 \text{ pF} \pm 5\%$ . The LC circuit should be tuned to the third-overtone crystal frequency for best results. A  $0.1\text{-}\mu\text{F}$  capacitor can be substituted for the quartz crystal. With a capacitor rather than a crystal, the LC tuned circuit establishes the operating frequencies. LC component values for operation at any frequency can be computed from  $f_{\text{osc}} = 1/(2\pi\sqrt{LC})$  where  $f_{\text{osc}}$  is the oscillator frequency, L is the inductance value in henries, and C is the capacitance value in farads.

When the internal oscillator is being used, OSCIN should be connected to  $V_{\text{CC}}$  through a resistor ( $1 \text{ k}\Omega$  nominal) and an LC tank circuit must be connected to the tank inputs. An external oscillator can be used by connecting it to OSCIN and disabling the internal oscillator by connecting the crystal terminals to  $V_{\text{CC}}$  and leaving the tank inputs open. An external oscillator must have a frequency four times the desired output clock frequency and a 25% duty cycle. See Figure 3.

The first low-level external clock pulse will preset the divide-by-four counter, allowing the external oscillator signal to directly drive the phase generator. Figure 3 is a timing diagram illustrating operation with an external oscillator.

Resistors between  $\phi 1$ ,  $\phi 2$ ,  $\phi 3$ , and  $\phi 4$  outputs of the 'LS362 and the corresponding clock input terminals of the TMS 9900 should be in the 10- to 20-ohm range (See Figure 2). Their purpose is to minimize overshoot and undershoot. The required resistance value is dependent on circuit layout. Clock signal interconnections should be as short as possible.

The D-type flip-flop associated with pins FFD and FFQ can be used to provide a power-on reset and a manual reset to the TMS 9900 as shown in Figure 4. A Schmitt-trigger circuit driving the D input generates a fast-rising waveform when the input voltage rises to a specific value. At power turn-on, voltage across the  $0.1 \mu\text{F}$  capacitor in Figure 4 will rise towards  $V_{\text{CC}}$ . This circuit provides a delay that resets the TMS 9900 after  $V_{\text{CC}}$  has stabilized. An optional manual reset switch can be connected to the delay circuit for resetting the TMS 9900 at any time. The TMS 9900 HOLD signal could alternately be actuated by FFD.

The ground terminals GND1 and GND2 should be connected together and to system ground.




FIGURE 2—'LS362 CRYSTAL-CONTROLLED OPERATION



**TYPE SN74LS362 (TIM9904)  
FOUR-PHASE CLOCK GENERATOR/DRIVER**

APPLICATION INFORMATION




FIGURE 3—EXTERNAL OSCILLATOR TIMING




FIGURE 4—POWER-ON RESET

TTL  
MSI

## TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

BULLETIN NO. DL-S 7612466, OCTOBER 1976

- High  $V_{OH}$  . . . 3.65 V Min ( 74LS' )
- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading and Reloading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection and P-N-P Inputs To Reduce D-C Loading
- SN54LS373/SN74LS373 and SN54LS374/ SN74LS374 Are Similar But Have Standard  $V_{OH}$  of 2.4 V Min

'LS363  
FUNCTION TABLE

OUTPUT CONTROL	ENABLE G	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

'LS364  
FUNCTION TABLE

OUTPUT CONTROL	CLOCK	D	OUTPUT
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z

See explanation of function tables on page 3-8.

### description


These 8-bit registers feature totem-pole three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS363 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the outputs will be latched at the level of the data that was setup.

The eight flip-flops of the 'LS364 are edge-triggered D-type flip-flops. On the positive transition of the clock the Q output will be set to the logic state that was setup at the D input. The 'LS363 is particularly useful for interfacing to MOS logic where a higher than normal  $V_{OH}$  level is desirable such as that required by the TMS 8080A microprocessor.


Schmitt-trigger buffered inputs at the enable ('LS363) and clock ('LS364) lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus line significantly.

SN54LS363 . . . J PACKAGE  
SN74LS363 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table

SN54LS364 . . . J PACKAGE  
SN74LS364 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table

7

1076

### DESIGN GOAL

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


7-467

# TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

## functional block diagram

Same as SN54LS373/SN74LS373 and SN54LS374/SN74LS374

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

7	Supply voltage, $V_{CC}$ (see Note 1)	7 V
	Input voltage	7 V
	Off-state output voltage	7 V
	Operating free-air temperature range: SN54LS'	-55°C to 125°C
	SN74LS'	0°C to 70°C
	Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$				5.5			5.5	V
High-level output current, $I_{OH}$				-1			-2.6	mA
Width of clock/enable pulse, $t_w$	High		15			15		ns
	Low		15			15		ns
Data setup time, $t_{su}$	'LS363		0↓			0↓		ns
	'LS364		20↑			20↑		ns
Data hold time, $t_h$	'LS363		10↓			10↓		ns
	'LS364		0↑			0↑		ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

↑↓ The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition.

## DESIGN GOAL

7-468

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage			0.7			0.8		V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5		-1.5		V
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX	3.45			3.65			V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub>		I <sub>OL</sub> = 12 mA 0.25 0.4			I <sub>OL</sub> = 24 mA 0.25 0.4 0.35 0.5		V
I <sub>OZH</sub> Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 3.65 V		20			20		μA
I <sub>OZL</sub> Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V		-20			-20		μA
I <sub>I</sub> input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.1			0.1		mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		20			20		μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-400			-400		μA
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-30	-130		-30	-130		mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, Output control at 4.5 V	42	70		42	70		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS363			'LS364			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>							35	50		MHz
t <sub>PLH</sub>	Data	Any Q	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Notes 2 and 3	15	23					ns
t <sub>PHL</sub>				18	27					
t <sub>PLH</sub>	Clock or enable	Any Q		19	30		21	33		ns
t <sub>PHL</sub>				24	36		22	34		
t <sub>PZH</sub>	Output Control	Any Q		16	28		16	28		ns
t <sub>PZL</sub>				22	36		22	36		
t <sub>PHZ</sub>	Output Control	Any Q		12	20		10	18		ns
t <sub>PLZ</sub>				16	25		14	24		

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.  
3. See load circuits and waveforms on page 3-11.

f<sub>max</sub> ≡ maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>PZH</sub> ≡ output enable time to high level

t<sub>PZL</sub> ≡ output enable time to low level

t<sub>PHZ</sub> ≡ output disable time from high level

t<sub>PLZ</sub> ≡ output disable time from low level

### DESIGN GOAL

1076

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.



**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-469


7

# TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

## TYPICAL APPLICATION DATA



7



TTL  
MSI

# TYPES SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

BULLETIN NO. DL-S 7612350, OCTOBER 1976

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)
- SN54LS363 and SN74LS364 Are Similar But Have Higher  $V_{OH}$  For MOS Interface

'LS373, 'S373  
FUNCTION TABLE


OUTPUT CONTROL	ENABLE G	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

'LS374, 'S374  
FUNCTION TABLE


OUTPUT CONTROL	CLOCK	D	OUTPUT
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z

See explanation of function tables on page 3-8.

SN54LS373, SN54S373 . . . J PACKAGE  
SN74LS373, SN74S373 . . . J OR N PACKAGE  
(TOP VIEW)



SN54LS374, SN54S374 . . . J PACKAGE  
SN74LS374, SN74S374 . . . J OR N PACKAGE  
(TOP VIEW)



7

## description

These 8-bit registers feature totem-pole three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was setup.

1076

TENTATIVE DATA SHEET

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-471

# TYPES SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS


description (continued)

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.


Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

7



# TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54LS*	-55°C to 125°C
SN74LS*	0°C to 70°C
Storage temperature range	-65°C to 150°C

7

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

		SN54LS*			SN74LS*			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$				5.5			5.5	V
High-level output current, $I_{OH}$				-1			-2.6	mA
Width of clock/enable pulse, $t_w$	High		15			15		ns
	Low		15			15		ns
Data setup time, $t_{su}$	'LS373		0↓			0↓		ns
	'LS374		20↑			20↑		ns
Data hold time, $t_h$	'LS373		10↓			10↓		ns
	'LS374		0↑			0↑		ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

↑↓ The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition.



# TYPES SN54LS373, SN54LS374, SN74LS373, SN74LS374

## OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V <sub>IH</sub> High-level input voltage		2			2			V	
V <sub>IL</sub> Low-level input voltage		0.7			0.8			V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5			-1.5			V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX	2.4	3.4		2.4	3.1		V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OL</sub> = 12 mA, I <sub>OL</sub> = 24 mA		0.25	0.4		0.25	0.4	V	
I <sub>OZH</sub> Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V	20			20			μA	
I <sub>OZL</sub> Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V	-20			-20			μA	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.1			0.1			mA	
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20			20			μA	
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-0.4			-0.4			mA	
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-30		-130	-30		-130	mA	
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX,	24			24			40	mA
	Output control at 4.5 V	27			27			45	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS373			'LS374			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>							35	50		MHz
t <sub>PLH</sub>	Data	Any Q	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Notes 2 and 3	10	18					ns
t <sub>PHL</sub>				18	27					
t <sub>PLH</sub>	Clock or enable	Any Q		14	25		16	28		ns
t <sub>PHL</sub>				24	36		22	34		
t <sub>PZH</sub>	Output	Any Q		16	28		16	28		ns
t <sub>PZL</sub>	Control			22	36		22	36		
t <sub>PHZ</sub>	Output	Any Q	12	20		10	18		ns	
t <sub>PLZ</sub>			Control	16	25		14	24		

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.  
3. See load circuits and waveforms on page 3-11.

f<sub>max</sub> ≡ maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>PZH</sub> ≡ output enable time to high level

t<sub>PZL</sub> ≡ output enable time to low level

t<sub>PHZ</sub> ≡ output disable time from high level

t<sub>PLZ</sub> ≡ output disable time from low level

### DESIGN GOAL

7-474


This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

# TYPES SN54S373, SN54S374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

schematic of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54S'	-55°C to 125°C
SN74S'	0°C to 70°C
Storage temperature range	-65°C to 150°C

7

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S'			SN74S'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, $V_{OH}$			5.5			5.5	V
High-level output current, $I_{OH}$			-2			-6.5	mA
Width of clock/enable pulse, $t_w$	High	6		6			ns
	Low	7.3		7.3			
Data setup time, $t_{su}$	'S373	0↓		0↓			ns
	'S374	5↑		5↑			
Data hold time, $t_h$	'S373	10↓		10↓			ns
	'S374	2↑		2↑			
Operating free-air temperature, $T_A$		-55	125		0	70	°C

↑↓ The arrow indicates the transition of the clock/enable input used for reference: ↑ for the low-to-high transition, ↓ for the high-to-low transition.

TENTATIVE DATA

1076

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

7-475

# TYPES SN54S373, SN54S374, SN74S373, SN74S374

## OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage					0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High-level output voltage	SN54S'	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.4		V
		SN74S'	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.4	3.1		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5	V
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V,	V <sub>IH</sub> = 2 V,			50	μA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V,	V <sub>IH</sub> = 2 V,			-50	μA
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				50	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V				-250	μA
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX		-40		-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX	'S373		105	160	mA
			'S374		90	140	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'S373			'S374			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>							75	100		MHz
t <sub>PLH</sub>	Data	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω, See Notes 2 and 4	5	9					ns
t <sub>PHL</sub>				9	13					
t <sub>PLH</sub>	Clock or enable	Any Q		7	14		8	15		ns
t <sub>PHL</sub>				12	18		11	17		
t <sub>PZH</sub>	Output Control	Any Q		8	15		8	15		ns
t <sub>PZL</sub>				11	18		11	18		
t <sub>PHZ</sub>	Output Control	Any Q	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 280 Ω, See Note 3	6	9		5	9		ns
t <sub>PLZ</sub>			8	12		7	12			

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. See load circuits and waveforms on page 3-10.

f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level

### TENTATIVE DATA

7-476



This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


1076

# TYPES SN54LS374, SN54S374, SN74LS374, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

## TYPICAL APPLICATION DATA



7



TTL  
MSI

TYPES SN54LS375, SN74LS375  
4-BIT BISTABLE LATCHES

BULLETIN NO. DL-S 7612131, OCTOBER 1976

- Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout


logic

FUNCTION TABLE  
(EACH LATCH)


INPUTS		OUTPUTS	
D	G	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	$Q_0$	$\bar{Q}_0$

H = high level, L = low level, X = irrelevant  
 $Q_0$  = the level of Q before the high-to-low transition of G.

functional block diagram (each latch)



SN54LS375 . . . J OR W PACKAGE  
SN74LS375 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table


description

The SN54LS375 and SN74LS375 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals has been changed in the SN54LS375 and SN74LS375.

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable goes high.

These circuits are completely compatible with all popular TTL or DTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The SN54LS375 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; SN74LS375 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS375	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS375	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions, electrical characteristics, and switching characteristics

Same as SN54LS75 and SN74LS75, see page 7-39.

**TTL  
MSI**

**TYPES SN54376, SN74376  
QUADRUPLE J-K̄ FLIP-FLOPS**

BULLETIN NO. DL-S 7612461, OCTOBER 1976

- Four J-K̄ Flip-Flops in a Single Package . . . Can Reduce FF Package Count by 50%
- Common Positive-Edge-Triggered Clocks with Hysteresis . . . Typically 200 mV
- Fully Buffered Outputs
- Typical Clock Input Frequency . . . 45 MHz

**description**


These quadruple TTL J-K̄ flip-flops incorporate a number of third-generation IC features that can simplify system design and reduce flip-flop package count by as much as 50%. They feature hysteresis at the clock input, fully buffered outputs, and direct clear capability. The positive-edge-triggered SN54376 and SN74376 are directly compatible with most Series 54/74 MSI registers.

The SN54376 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74376 is characterized for operation from 0°C to 70°C.


**FUNCTION TABLE (EACH FLIP-FLOP)**

COMMON INPUTS		INPUTS		OUTPUT
CLEAR	CLOCK	J	K̄	Q
L	X	X	X	L
H	↑	L	H	Q <sub>0</sub>
H	↑	H	H	H
H	↑	L	L	L
H	↑	H	L	TOGGLE
H	L	X	X	Q <sub>0</sub>

See explanation of function tables on page 3-8.



**schematics of inputs and outputs**



**7**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54376	-55°C to 125°C
SN74376	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPES SN54376, SN74376 QUADRUPLE J-K̄ FLIP-FLOPS

### recommended operating conditions

	SN54376			SN74376			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Clock frequency	0		30	0		30	MHz
Pulse width, $t_w$	Clock high	22		22			ns
	Clock low	12		12			
	Preset or clear low	12		12			
Setup time, $t_{su}$	J, K inputs	0†		0†			ns
	Clear inactive state	10†		10†			
Input hold time, $t_h$		20†		20†			ns
Operating free-air temperature, $T_A$		55	125		0	70	$^{\circ}$ C

† The arrow indicates the edge of the clock pulse used for reference: † for the rising edge, ‡ for the falling edge.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 16 \text{ mA}$		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.4 \text{ V}$			40	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-1.6	mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-30		-85	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$		52	74	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$ Maximum clock frequency		30	45		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Note 2		17	30	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock			22	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 2: Load circuit and voltage waveforms are shown on page 3-10.

# TYPES SN54LS377, SN54LS378, SN54LS379, SN74LS377, SN74LS378, SN74LS379

## OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE

BULLETIN NO. DL-S 7612474, OCTOBER 1976

- 'LS377 and 'LS378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include:  
Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input  $\bar{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\bar{G}$  input.


These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.

**FUNCTION TABLE  
(EACH FLIP-FLOP)**


INPUTS			OUTPUTS	
$\bar{G}$	CLOCK	DATA	Q	$\bar{Q}$
H	X	X	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>
L	↑	H	H	L
L	↑	L	L	H
X	L	X	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>

See explanation of function tables on page 3-8.


SN54LS377 ... J PACKAGE  
SN74LS377 ... J OR N PACKAGE  
(TOP VIEW)



SN54LS378 ... J OR W PACKAGE  
SN74LS378 ... J OR N PACKAGE  
(TOP VIEW)



SN54LS379 ... J OR W PACKAGE  
SN74LS379 ... J OR N PACKAGE  
(TOP VIEW)




7




**TYPES SN54LS377, SN54LS378, SN54LS379,  
SN74LS377, SN74LS378, SN74LS379  
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE**

functional block diagram



schematics of inputs and outputs



7

absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS'	-55°C to 125°C
SN74LS'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**TYPES SN54LS377, SN54LS378, SN54LS379,  
SN74LS377, SN74LS378, SN74LS379  
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE**

**recommended operating conditions**

	SN54LS*			SN74LS*			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu A$
Low-level output current, $I_{OL}$	4			8			mA
Clock frequency, $f_{clock}$	0			30			MHz
Width of clock or clear pulse, $t_w$	20			20			ns
Setup time, $t_{su}$	Data input	20†		20†			ns
	Enable active-state	25†		25†			
	Enable inactive-state	10†		10†			
Hold time, $t_h$	Data and enable	5†		5†		ns	
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}C$

† The arrow indicates that the rising edge of the clock pulse is used for reference.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†	SN54LS*		SN74LS*		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
$V_{IH}$ High-level input voltage		2		2		V	
$V_{IL}$ Low-level input voltage		0.7		0.8		V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5		-1.5		V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu A$	2.5	3.5	2.7	3.5	V	
	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	0.25	0.4	0.25	0.4	V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$	0.1		0.1		mA	
$I_i$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20		20		$\mu A$	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4		-0.4		mA	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}$	-20		-100		mA	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-100		mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	'LS377	17	28	17	28	mA
		'LS378	13	22	13	22	mA
		'LS379	9	15	9	15	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C$ .

§ Note more than one input should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and ground applied to all data and enable inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5 V, is applied to clock.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega$	30	40		MHz
$t_{PLH}$ Propagation delay time, low-to-high-level output from clock	See Note 3		17	27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output from clock	See Note 3		18	27	ns

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

TTL  
MSI


## TYPES SN54S381, SN74S381 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

BULLETIN NO. DL-S 7612124, MARCH 1974 — REVISED OCTOBER 1976

### PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS
S2, S1, S0	7, 6, 5	FUNCTION-SELECT INPUTS
C <sub>n</sub>	15	CARRY INPUT FOR ADDITION, INVERTED CARRY INPUT FOR SUBTRACTION
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS
$\bar{P}$	14	INVERTED CARRY PROPAGATE OUTPUT
$\bar{G}$	13	INVERTED CARRY GENERATE OUTPUT
V <sub>CC</sub>	20	SUPPLY VOLTAGE
GND	10	GROUND

SN54S381 . . . J PACKAGE  
SN74S381 . . . J OR N PACKAGE  
(TOP VIEW)



logic: see function table

- A Fully Parallel 4-Bit ALU in 20-Pin Package for 0.300-Inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- Parallel Inputs and Outputs and Full Look-Ahead Provide System Flexibility
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:
  - A Minus B
  - B Minus A
  - A Plus B
  - and Five Other Functions
- Schottky-Clamped for High Performance
  - 16-Bit Add Time . . . 26 ns Typ Using Look-Ahead
  - 32-Bit Add Time . . . 34 ns Typ Using Look-Ahead

FUNCTION TABLE

SELECTION	ARITHMETIC/LOGIC		
S2	S1	S0	OPERATION
L	L	L	CLEAR
L	L	H	B MINUS A
L	H	L	A MINUS B
L	H	H	A PLUS B
H	L	L	A ⊕ B
H	L	H	A + B
H	H	L	AB
H	H	H	PRESET

H = high level, L = low level




### description

The 'S381 is a Schottky TTL arithmetic logic unit (ALU)/function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. These operations are selected by the three function-select lines (S0, S1, S2). A full carry look-ahead circuit is provided for fast, simultaneous carry generation by means of two cascade outputs ( $\bar{P}$  and  $\bar{G}$ ) for the four bits in the package. The method of cascading SN54182/SN74182 or SN54S182/SN74S182 look-ahead carry generators with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the '182 and 'S182. The typical addition times shown above illustrate the short delay time required for addition of longer words when full look-ahead is employed. The exclusive-OR, AND, or OR function of two Boolean variables is provided without the use of external circuitry. Also, the outputs can be either cleared (low) or preset (high) as desired.

# TYPES SN54S381, SN74S381 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

REVISED OCTOBER 1976

functional block diagram and schematics of inputs and outputs



7

# TYPES SN54S381, SN74S381

## ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

REVISED OCTOBER 1976

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54S381	-55°C to 125°C
SN74S381	0°C to 70°C
Storage free-air temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.  
 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with its respective B input; for example A0 with B0, etc.

### recommended operating conditions

	SN54S381			SN74S381			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
$V_{IH}$	High-level input voltage			2		V	
$V_{IL}$	Low-level input voltage				0.8	V	
$V_{IK}$	Input clamp voltage				-1.2	V	
$V_{OH}$	High-level output voltage	SN54S381	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$		2.4	3.4	V
		SN74S381	$V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$		2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$			0.5	V	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA	
$I_{IH}$	High-level input current	Any S input			50	$\mu\text{A}$	
		$C_n$	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		250		
		All others			200		
$I_{IL}$	Low-level input current	Any S input			-2	mA	
		$C_n$	$V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$		-8		
		All others			-6		
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-40		-100	mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}$		105	160	mA	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	$C_n$	Any F	$C_L = 15 \text{ pF}, R_L = 280 \Omega,$ See Note 3	10	17	ns	
$t_{PHL}$				10	17		
$t_{PLH}$	Any A or B	$\bar{G}$		12	20	ns	
$t_{PHL}$				12	20		
$t_{PLH}$	Any A or B	$\bar{P}$		11	18	ns	
$t_{PHL}$				11	18		
$t_{PLH}$	$A_i$ or $B_i$	$F_i$		18	27	ns	
$t_{PHL}$				16	25		
$t_{PLH}$	Any S	Any		18	30	ns	
$t_{PHL}$				18	30		

¶ $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output


NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.

TTL  
MSI

## TYPES SN54LS386, SN74LS386 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

BULLETIN NO. DL-S 7612118, MARCH 1974—REVISED OCTOBER 1976

SN54LS386 . . . J OR W PACKAGE  
SN74LS386 . . . J OR N PACKAGE  
(TOP VIEW)



- Electrically Identical to SN54LS86/SN74LS86
- Mechanically Identical to SN54L86/SN74L86
- Total Average Propagation Delay Times . . . 10 ns
- Typical Total Power Dissipation . . . 30.5 mW



FUNCTION TABLE  
(EACH GATE)

INPUTS		OUTPUT
A	B	
L	L	L
L	H	H
H	L	H
H	H	L

H = high level  
L = low level

7

schematics of inputs and outputs



# TYPES SN54LS386, SN74LS386

## QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

REVISED OCTOBER 1976

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS386	-55°C to 125°C
SN74LS386	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS386			SN74LS386			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS386			SN74LS386			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.7			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V	
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V	
	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.2			0.2	mA	
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			40			40	$\mu$ A	
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.8			-0.8	mA	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$			-6			-42	mA	
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2			6.1	10		6.1	10	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with the inputs grounded and the outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	Other input low $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega,$	12	23		ns
$t_{PHL}$			10	17		
$t_{PLH}$	A or B	Other input high See Note 3	20	30		ns
$t_{PHL}$			13	22		

¶  $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

TTL

## TYPES SN54390, SN54LS390, SN54393, SN54LS393, SN74390, SN74LS390, SN74393, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS

BULLETIN NO. DL-S 7612099, OCTOBER 1976


- Dual Versions of the Popular '90A, 'LS90 and '93A, 'LS93
- '390, 'LS390. . . Individual Clocks for A and B Flip-Flops Provide Dual  $\div 2$  and  $\div 5$  Counters
- '393, 'LS393. . . Dual 4-Bit Binary Counter with Individual Clocks
- All Have Direct Clear for Each 4-Bit Counter
- Dual 4-Bit Versions Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
- Typical Maximum Count Frequency . . . 35 MHz
- Buffered Outputs Reduce Possibility of Collector Commutation

description


Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The '390 and 'LS390 incorporate dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The '393 and 'LS393 each comprise two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The '390, 'LS390, '393, and 'LS393 have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Series 54 and Series 54LS circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74 and Series 74LS circuits are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54390, SN54LS390 . . . J OR W PACKAGE  
SN74390, SN74LS390 . . . J OR N PACKAGE



SN54393, SN54LS393 . . . J OR W PACKAGE  
SN74393, SN54LS393 . . . J OR N PACKAGE



7



**TYPES SN54390, SN54LS390, SN54393, SN54LS393,  
SN74390, SN74LS390, SN74393, SN74LS393  
DUAL 4-BIT DECADE AND BINARY COUNTERS**

'390, 'LS390  
BCD COUNT SEQUENCE  
(EACH COUNTER)  
(See Note A)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

FUNCTION TABLES  
'390, 'LS390  
BI-QUINARY (5-2)  
(EACH COUNTER)  
(See Note B)

COUNT	OUTPUT			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L



'393, 'LS393  
COUNT SEQUENCE  
(EACH COUNTER)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

NOTES: A. Output Q<sub>A</sub> is connected to Input B for BCD count.  
B. Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
C. H = high level, L = low level.



functional block diagrams

7



**TYPES SN54390, SN54LS390, SN54393, SN54LS393,  
SN74390, SN74LS390, SN74393, SN74LS393  
DUAL 4-BIT DECADE AND BINARY COUNTERS**

schematics of inputs and outputs



7

## TYPES SN54390, SN54393, SN74390, SN74393 DUAL 4-BIT DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54390, SN54393	-55°C to 125°C
SN74390, SN74393	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54390 SN54393			SN74390 SN74393			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Count frequency, $f_{count}$	A input	0	25	0		25	MHz
	B input	0	20	0		20	
Pulse width, $t_w$	A input high or low	20		20			ns
	B input high or low	25		25			
	Clear high	20		20			
Clear inactive-state setup time, $t_{su}$		25 $\downarrow$		25 $\downarrow$			ns
Operating free-air temperature, $T_A$		-55	125	0		70	°C

$\downarrow$  The arrow indicates that the falling edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	'390			'393			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.8			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}^{\S}$		0.2	0.4		0.2	0.4	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1			1	mA
$I_{IH}$ High-level input current	Clear			40			40	$\mu$ A
	Input A	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$						
	Input B			120				
$I_{IL}$ Low-level input current	Clear			-1			-1	mA
	Input A	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$						
	Input B			-3.2			-3.2	
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	SN54'	-20	-57	-20	-57	mA	
		SN74'	-18	-57	-18	-57		
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		42	69		38	64	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup> The  $Q_A$  outputs of the '390 are tested at  $I_{OL} = 16 \text{ mA}$  plus the limit value for  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.


## TYPES SN54390, SN54393, SN74390, SN74393 DUAL 4-BIT DECADE AND BINARY COUNTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'390			'393			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$f_{\text{max}}$	A	$Q_A$	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Note 3 and Figure 1	25	35		25	35	MHz	
	B	$Q_B$		20	30					
$t_{\text{PLH}}$	A	$Q_A$		12	20		12	20	ns	
$t_{\text{PHL}}$				13	20		13	20		
$t_{\text{PLH}}$	A	$Q_C$ of '390		37	60		40	60	ns	
$t_{\text{PHL}}$		$Q_D$ of '393		39	60		40	60		
$t_{\text{PLH}}$	B	$Q_B$		13	21				ns	
$t_{\text{PHL}}$				14	21					
$t_{\text{PLH}}$	B	$Q_C$		24	39				ns	
$t_{\text{PHL}}$				26	39					
$t_{\text{PLH}}$	B	$Q_D$		13	21				ns	
$t_{\text{PHL}}$				14	21					
$t_{\text{PHL}}$	Clear	Any		24	39		24	39	ns	

<sup>†</sup> $f_{\text{max}}$   $\equiv$  maximum count frequency  
 $t_{\text{PLH}}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{\text{PHL}}$   $\equiv$  propagation delay time, high-to-low-level output  
 NOTE 3: Load circuit is shown on page 3-10.

### PARAMETER MEASUREMENT INFORMATION



NOTE A: Input pulses are supplied by a generator having the following characteristics  $t_r \leq 5\text{ ns}$ ,  $t_f \leq 5\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ , duty cycle = 50%,  $Z_{\text{out}} \approx 50\text{ ohms}$ .

FIGURE 1

# TYPES SN54LS390, SN54LS393, SN74LS390, SN74LS393

## DUAL 4-BIT DECADE AND BINARY COUNTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Clear input voltage	7 V
Any A or B clock input voltage	5.5 V
Operating free-air temperature range: SN54LS390, SN54LS393	-55°C to 125°C
SN74LS390, SN74LS393	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS390 SN54LS393			SN74LS390 SN74LS393			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	-400			-400			$\mu$ A
Low-level output current, $I_{OL}$	4			8			mA
Count frequency, $f_{count}$	A input	0	25	0	25		MHz
	B input	0	20	0	20		
Pulse width, $t_w$	A input high or low	20		20			ns
	B input high or low	25		25			
	Clear high	20		20			
Clear inactive-state setup time, $t_{su}$	25			25			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

† The arrow indicates that the falling edge of the clock pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS*			SN74LS*			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}, V_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$	$I_{OL} = 4 \text{ mA}^\S$	0.25	0.4	0.25	0.4		V
		$I_{OL} = 8 \text{ mA}^\S$			0.35	0.5		
$I_I$ Input current at maximum input voltage	Clear			0.1			0.1	mA
	Input A	$V_{CC} = \text{MAX}$		0.2			0.2	
	Input B		$V_I = 5.5 \text{ V}$		0.4		0.4	
$I_{IH}$ High-level input current	Clear			20			20	$\mu$ A
	Input A	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		40			40	
	Input B			80			80	
$I_{IL}$ Low-level input current	Clear			-0.4			-0.4	mA
	Input A	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1.6			-1.6	
	Input B			-2.4			-2.4	
$I_{OS}$ Short-circuit output current $^\S$	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	'LS390	15	26	15	26		mA
		'LS393	15	26	15	26		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ The  $Q_A$  outputs of the 'LS390 are tested at  $I_{OL} = \text{MAX}$  plus the limit value for  $I_{IL}$  for the clock B input. This permits driving the clock B input while maintaining full fan-out capability.

¶ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

### TENTATIVE DATA

7-494

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076


## TYPES SN54LS390, SN54LS393, SN74LS390, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS390			'LS393			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$	A	$Q_A$	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ , See Note 4 and Figure 2	25	35		25	35	MHz	
	B	$Q_B$		20	30					
$t_{PLH}$	A	$Q_A$		12	20		12	20	ns	
$t_{PHL}$	A	$Q_A$		13	20		13	20		
$t_{PLH}$	A	$Q_C$ of 'LS390		37	60		40	60	ns	
$t_{PHL}$	A	$Q_D$ of 'LS393		39	60		40	60		
$t_{PLH}$	B	$Q_B$		13	21				ns	
$t_{PHL}$	B	$Q_B$		14	21					
$t_{PLH}$	B	$Q_C$		24	39				ns	
$t_{PHL}$	B	$Q_C$		26	39					
$t_{PLH}$	B	$Q_D$		13	21				ns	
$t_{PHL}$	B	$Q_D$		14	21					
$t_{PHL}$	Clear	Any		24	39		24	39	ns	

<sup>†</sup> $f_{max}$   $\equiv$  maximum count frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output  
 NOTE 4: Load circuit is shown on page 3-11.

### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTE A: Input pulses are supplied by a generator having the following characteristics  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ , duty cycle = 50%,  $Z_{out} \approx 50\text{ ohms}$ .

**TYPES SN54LS395A, SN74LS395A**  
**4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS**

BULLETIN NO. DL-S 7612114, OCTOBER 1976


- Three-State, 4 Bit, Cascadable, Parallel-In, Parallel-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications:  
N-Bit Serial-To-Parallel Converter  
N-Bit Parallel-To-Serial Converter  
N-Bit Storage Register

**description**

These 4-bit registers feature parallel inputs, parallel outputs, and clock, serial, load/shift, output control and direct overriding clear inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at Q<sub>D</sub>' is still available for cascading.



**FUNCTION TABLE**

INPUTS				3-STATE OUTPUTS				CASCADE				
CLEAR	LOAD/SHIFT CONTROL	CLOCK	SERIAL	PARALLEL				Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub>	Q <sub>D</sub> '			
				A	B	C	D					
L	X	X	X	X	X	X	X	L	L	L	L	L
H	H	H	X	X	X	X	X	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub>				Q <sub>D0</sub>
H	H	↓	X	a	b	c	d	a	b	c	d	d
H	L	H	X	X	X	X	X	Q <sub>A0</sub> Q <sub>B0</sub> Q <sub>C0</sub> Q <sub>D0</sub>				Q <sub>D0</sub>
H	L	↓	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>
H	L	↓	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Cn</sub>

When the output control is high, the 3-state outputs are disabled to the high-impedance state; however, sequential operation of the registers and the output at Q<sub>D</sub>' are not affected.

See explanation of function tables on page 3-8.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS395A	-55°C to 125°C
SN74LS395A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**DESIGN GOAL**

7-496

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

## TYPES SN54LS395A, SN74LS395A 4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS

### recommended operating conditions

		SN54LS395A			SN74LS395A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$Q_A, Q_B, Q_C, Q_D$			-1			-2.6	mA
	$Q_D'$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$	$Q_A, Q_B, Q_C, Q_D$			12			24	mA
	$Q_D'$			4			8	mA
Clock frequency, $f_{clock}$		0		25	0		25	MHz
Width of clock pulse, $t_w(\text{clock})$		25			25			ns
Setup time, high-level or low-level data, $t_{su}$		20			20			ns
Hold time, high-level or low-level data, $t_h$		10			10			ns
Operating free-air temperature, $T_A$		-55		125	0		70	$^{\circ}$ C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS395A			SN74LS395A			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = \text{MAX}$	$Q_A, Q_B, Q_C, Q_D$	2.4	3.4	2.4	3.1		V
		$Q_D'$	2.5	3.4	2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = V_{IL \text{ max}}, V_{IH} = 2 \text{ V}$	$Q_A, Q_B, Q_C, Q_D$	$I_{OL} = 12 \text{ mA}$		$I_{OL} = 24 \text{ mA}$			V
			0.25	0.4	0.25	0.4		
		$Q_D'$	$I_{OL} = 4 \text{ mA}$		$I_{OL} = 8 \text{ mA}$			V
			0.25	0.4	0.25	0.4		
$I_{OZH}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7 \text{ V}, V_{IH} = 2 \text{ V}$			20			20	$\mu$ A
$I_{OZL}$ Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}, V_{IH} = 2 \text{ V}$			-20			-20	$\mu$ A
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$ Short-circuit output current <sup>§</sup>	$V_{CC} = \text{MAX}$	$Q_A, Q_B, Q_C, Q_D$	-30	-130	-30	-130		mA
		$Q_D'$	-20	-100	-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX},$ See Note 2	Condition A	18	29	18	29		mA
		Condition B	15	25	15	25		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

- A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.
- B. Output control and clock input grounded.

7



# TYPES SN54LS395A, SN74LS395A


## 4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$ Maximum clock frequency	See Note 3,	25	35		MHz
$t_{PHL}$ Propagation delay time, high-to-low-level output from clear	$Q_A, Q_B, Q_C, Q_D$ outputs:		23	35	ns
$t_{PLH}$ Propagation delay time, low-to-high-level output	$R_L = 667\ \Omega, C_L = 45\ \text{pF}$		23	35	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	$Q_D'$ output:		20	30	ns
$t_{PZH}$ Output enable time to high level	$R_L = 2\ \text{k}\Omega, C_L = 15\ \text{pF}$		13	20	ns
$t_{PZL}$ Output enable time to low level			24	36	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 5\ \text{pF}$ ,		11	17	ns
$t_{PLZ}$ Output disable time from low level	See Note 3		15	23	ns


NOTE 3: Load circuit and voltage waveforms are shown on page 3-11.

### functional block diagram



7

### schematics of inputs and outputs



### DESIGN GOAL

7-498

This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

TTL  
MSI

## TYPES SN54LS398, SN54LS399 SN74LS398, SN74LS399 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

BULLETIN NO. DL-S 7612465, OCTOBER 1976

- Double-Rail Outputs on 'LS398
- Single-Rail Outputs on 'LS399
- 'LS398 is Similar to 'LS298, Which Has Inverted Clock
- Selects One of Two 4-Bit Data Sources and Stores Data Synchronously with System Clock

- Applications:  
Dual Source for Operands and Constants in Arithmetic Processor; Can Release Processor Register Files for Acquiring New Data

Implement Separate Registers Capable of Parallel Exchange of Contents Yet Retain External Load Capability

Universal Type Register for Implementing Various Shift Patterns; Even Has Compound Left-Right Capabilities


### description

These monolithic quadruple two-input multiplexers with storage provide essentially the equivalent functional capabilities of two separate MSI functions (SN54LS157/SN74LS157 and SN54LS175/SN74LS175) in a single 16-pin or 20-pin package.


When the word-select input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to word select will cause the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the positive-going edge of the clock pulse.

Typical power dissipation is 37 milliwatts. SN54LS398 and SN54LS399 are characterized for operation over the full military range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ , SN74LS398 and SN74LS399 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54LS398 . . . J OR W PACKAGE  
SN74LS398 . . . J OR N PACKAGE  
(TOP VIEW)



SN54LS399 . . . J OR W PACKAGE  
SN74LS399 . . . J OR N PACKAGE  
(TOP VIEW)



7

FUNCTION TABLE


INPUTS		OUTPUTS			
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	↑	a1	b1	c1	d1
H	↑	a2	b2	c2	d2
X	L	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

See explanation of function tables on page 3-8.

# TYPES SN54LS398, SN54LS399, SN74LS398, SN74LS399




## QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

functional block diagram



7

schematics of inputs and outputs



## TYPES SN54LS398, SN54LS399, SN74LS398, SN74LS399 QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS'	-55°C to 125°C
SN74LS'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Width of clock pulse, high or low level, $t_w$	20			20			ns
Setup time, $t_{su}$	Data	20		20			ns
	Word select	25		25			
Hold time, $t_h$	Data	0		0			ns
	Word select	0		0			
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{iL}$ Low-level input voltage				0.7			0.8	V
$V_{iK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{iL} = V_{iL\text{max}}$ , $I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{iL} = V_{iL\text{max}}$	$I_{OL} = 4 \text{ mA}$	0.25	0.4	0.25	0.4		V
		$I_{OL} = 8 \text{ mA}$			0.35	0.5		
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{iL}$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$		-0.4			-0.4		mA
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2	7.3	13		7.3	13		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, duration of the short-circuit should not exceed one second

NOTE 2: With all outputs open and all inputs except clock low,  $I_{CC}$  is measured after applying a momentary 4.5 V, followed by ground, to the clock input.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ ,		18	27	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output	See Note 3		21	32	

NOTE 3: Load circuit and waveforms are shown on page 3-11.


TTL  
MSI

## TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

BULLETIN NO. DL-S 7512351, OCTOBER 1975

- P-N-P Inputs and 3-State Outputs Maximize I/O and Data Bus Capabilities
- Data Latch Transparency Permits Asynchronous or Latched Receiver Modes
- Mode and Select Inputs Permit Storing With Outputs Enabled or Disabled
- Strobe-Controlled Flag Flip-Flop Indicates Status or Interrupt
- Asynchronous Clear Sets All Eight Data Lines Low and Initializes Status Flag
- High-Level Output Voltage, Typically 4 V, Drives Most MOS Functions Directly
- Direct Replacement for Intel 3212 or 8212

SN54S412 . . . J PACKAGE  
SN74S412 . . . J OR N PACKAGE  
(TOP VIEW)



### description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flip-flop designed specifically for implementing bus-organized input/output ports. The three-state data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides package busy or request interrupt commands. The outputs, with a 4-volt typical high-level voltage, are compatible for driving low-threshold MOS directly.

### DATA LATCHES

The eight data latches are fully transparent when the internal gate enable, G, input is high and the outputs are enabled (OE = H). Latch transparency is selected by the mode control (M), select ( $\bar{S}1$  and S2), and the strobe (STB) inputs and during transparency each data output (DO<sub>i</sub>) follows its respective data input (DI<sub>i</sub>). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches. See data latches function table.

### MODE SELECTION

An input mode or an output mode is selectable from this single input line. In the input mode, MD = L, the eight data latch inputs are enabled when the strobe is high regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken low, the latches will store the most-recently setup data.

In the output mode, M = H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select ( $\bar{S}1$  and S2) inputs. See data latches function table.

### STATUS FLIP-FLOP

The status flip-flop provides a low-level output signal when:

- a. the package is selected
- b. a strobe input is received.

This status signal can be used to indicate that the register is busy or to initiate an interrupt type command.

### TENTATIVE DATA SHEET


7-502 This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076


## TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

functional block diagram



7

schematics of inputs and outputs



# TYPES SN54S412, SN74S412 (TIM8212)

## MULTI-MODE BUFFERED LATCHES

DATA LATCHES FUNCTION TABLE

FUNCTION	CLEAR	M	$\bar{S}1$	S2	STB	DATA IN	DATA OUT
Clear	L	H	H	X	X	X	L
	L	L	L	H	L	X	L
De-select	X	L	X	L	X	X	Z
	X	L	H	X	X	X	Z
Hold	H	H	H	L	X	X	$Q_0$
	H	L	L	H	L	X	$Q_0$
Data Bus	H	H	L	H	X	L	L
	H	H	L	H	X	H	H
Data Bus	H	L	L	H	H	L	L
	H	L	L	H	H	H	H

STATUS FLIP-FLOP FUNCTION TABLE

CLEAR	$\bar{S}1$	S2	STB	$\overline{INT}$
L	H	X	X	H
L	X	L	X	H
H	X	X	↓	L
H	L	H	X	L

H ≡ high level (steady state)  
 L ≡ low level (steady state)  
 X ≡ irrelevant (any input, including transitions)  
 Z ≡ high impedance (off)  
 ↓ ≡ transition from low to high level

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S412	-55°C to 125°C
SN74S412	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

	SN54S412			SN74S412			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Pulse width, $t_w$ (see Figures 1, 2, and 4)	STB or $\bar{S}1 \cdot S2$			25			ns
	Clear low			25			
Setup time, $t_{su}$ (see Figure 3)	15↓			15↓			ns
Hold time, $t_h$ (see Figures 1 and 3)	20↓			20↓			ns
Operating free-air temperature, $T_A$	-55	125		0	70		°C

↓ The arrow indicates that the falling edge of the clock pulse is used for reference.

## TYPES SN54S412, SN74S412 (TIM8212) MULTI-MODE BUFFERED LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54S412			SN74S412			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.85			0.85			V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN; I <sub>I</sub> = -18 mA	-1.2			-1.2			V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	3.65	4		3.65	4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 15 mA		0.45		0.45		V
			I <sub>OL</sub> = 20 mA		0.5		0.5		
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	DO 1 thru DO 8 V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V	50			50			μA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	DO 1 thru DO 8 V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V	-50			-50			μA
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.25 V	20			10			μA
I <sub>IL</sub>	Low-level input current	S <sub>1</sub>	-1			-1			mA
		M	-0.75			-0.75			
		All others	-0.25			-0.25			
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	-20	-65	-20	-65		mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, see Note 2	82			82	130		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2: I<sub>CC</sub> is measured with all outputs open, clear input at 4.5 V, and all other inputs grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM	TO	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	STB, S <sub>1</sub> , or S <sub>2</sub>	Any DO	1	C <sub>L</sub> = 30 pF, See Note 3		18	27	ns
t <sub>PHL</sub>		Any DO	2			15	25	
t <sub>PLH</sub>	CLR	Any DO	2	C <sub>L</sub> = 30 pF, See Note 3		18	27	ns
t <sub>PHL</sub>		Any DO	3			12	20	
t <sub>PLH</sub>	D <sub>I</sub>	DO <sub>i</sub>	3	C <sub>L</sub> = 30 pF, See Note 3		10	20	ns
t <sub>PHL</sub>		DO <sub>i</sub>	4			12	20	
t <sub>PLH</sub>	S <sub>1</sub> or S <sub>2</sub>	INT	4	C <sub>L</sub> = 30 pF, See Note 3		16	25	ns
t <sub>PHL</sub>		INT	4			16	25	
t <sub>ZH</sub>	S <sub>1</sub> , S <sub>2</sub> , or M	Any DO	5	C <sub>L</sub> = 30 pF, See Note 3		21	35	ns
t <sub>ZL</sub>		Any DO	5			25	40	
t <sub>HZ</sub>	S <sub>1</sub> , S <sub>2</sub> , or M	Any DO	5	C <sub>L</sub> = 5 pF, See Note 3		9	20	ns
t <sub>LZ</sub>		Any DO	5			12	20	

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>ZH</sub> ≡ output enable time to high level

t<sub>ZL</sub> ≡ output enable time to low level

t<sub>HZ</sub> ≡ output disable time from high level


t<sub>LZ</sub> ≡ output disable time from low level

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10.




**TYPES SN54S412, SN74S412 (TIM8212)**  
**MULTI-MODE BUFFERED LATCHES**


**PARAMETER MEASUREMENT INFORMATION**




**FIGURE 1 – STROBE OR SELECT TO DATA OUTPUT**




**FIGURE 2 – CLEAR INPUT TO DATA OUTPUT**



**FIGURE 3 – DATA INPUT TO DATA OUTPUT**



**FIGURE 4 – STROBE OR SELECT TO INTERRUPT OUTPUT**



**FIGURE 5 – SELECT TO DATA OUTPUT**

TTL  
MSI

## TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER


BULLETIN NO. DL-S 7612475, OCTOBER 1976

- Designed to be Interchangeable With Intel 8224
- Single-Chip Clock Driver With Self-Contained Oscillator
- Specifically Designed to Drive All 8080A Microprocessors

### description

This clock generator is capable of driving 12-volt lines. It contains a crystal-controlled oscillator, a divide-by-nine clock phase generator, two high-level drivers, and auxiliary circuitry.


The internal oscillator is designed to operate with fundamental-mode crystals, or with overtone-mode crystals when using a parallel-tuned circuit connected to the tank terminal, pin 13. The oscillator output appears on pin 12 and drives the divide-by-nine counter. The  $\div 9$  clock phase generator output consists of phases  $\phi 2$  for driving MOS inputs and  $\phi 2$  TTL for driving TTL. Three other TTL outputs, status strobe, reset, and ready, are coupled to the divide-by-nine counter. A sync input from the 8080A is AND'ed with  $\phi 1A$  to produce the status strobe. The power-on reset also generates the status strobe signal through an output NOR gate. The reset input works on a voltage-level basis by use of a Schmitt



trigger. A rising voltage waveform is triggered at a particular voltage. A synchronized ready output is obtained by clocking with a  $\phi 2$  signal.

The SN74LS424 is characterized for operation over the temperature range of 0°C to 70°C.

### functional block diagram




7

# TYPE SN74LS424 (TIM8224)

## TWO-PHASE CLOCK GENERATOR/DRIVER

schematics of inputs and outputs



7

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Supply voltage, $V_{DD}$	17 V
Input voltages (sync, reset, ready)	7 V
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
Supply voltage, $V_{DD}$	11.4	12	12.6	V
Ready input setup time, $t_{su}(RDYIN)$	$50 - \frac{4t_c}{9}$			ns
Ready input hold time, $t_h(RDYIN)$	$\frac{4t_c}{9}$			ns
Operating free-air temperature range, $T_A$	0	25	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{IH}$	High-level input voltage	Reset input	2.6			V
		All others	2			
$V_{IL}$	Low-level input voltage		0.8			V
$V_{T+} - V_{T-}$	Hysteresis	Reset input	0.25			V
$V_{IK}$	Input clamp voltage	$V_{CC} = 4.75\text{ V}, V_{DD} = 11.4\text{ V}$	$I_I = -5\text{ mA}$	-1		V
			$I_I = -18\text{ mA}$	-1.5		
$V_{OH}$	High-level output voltage	$V_{CC} = 4.75\text{ V}, V_{DD} = 11.6\text{ V}$	$\phi 1, \phi 2$	9.4	10.4	V
			Ready, reset	3.6 3.9		
			Others	2.4	3.1	
$V_{OL}$	Low-level output voltage	$V_{CC} = 4.75\text{ V}, V_{DD} = 11.4\text{ V}$	$\phi 1, \phi 2, \text{ reset, status strobe}$	0.2	0.45	V
			$\phi 2\text{ TTL, osc}$	0.25 0.45		
$I_I$	Input current at maximum input voltage	$V_{CC} = 5.25\text{ V}, V_{DD} = 12.6\text{ V}, V_I = 7\text{ V}$	100			$\mu\text{A}$
$I_{IH}$	High-level input current	$V_{CC} = 5.25\text{ V}, V_{DD} = 12.6\text{ V}, V_I = 5.25\text{ V}$	10			$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = 5.25\text{ V}, V_{DD} = 12.6\text{ V}, V_I = 0.4\text{ V}$	-0.25			mA
$I_{OS}$	Short-circuit circuit current <sup>§</sup>	All except $\phi 1, \phi 2$	$V_{CC} = 5\text{ V}, V_{DD} = 12\text{ V}$	-10		mA
				-60		
$I_{CC}$	Supply current from $V_{CC}$	$V_{CC} = 5.25\text{ V}, V_{DD} = 12\text{ V}$	70	115	mA	
$I_{DD}$	Supply current from $V_{DD}$	$V_{DD} = 12.6\text{ V}, V_{CC} = 5\text{ V},$ See Note 2	6	12	mA	
$C_i$	Input capacitance	$V_{CC} = 5\text{ V}, V_{DD} = 12\text{ V}, V_I = 2.5\text{ V},$ See Note 2 $f = 1\text{ MHz},$	8			pF

<sup>‡</sup>All typical values are at  $V_{CC} = 5\text{ V}, V_{DD} = 12\text{ V}, T_A = 25^\circ\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time,  $\phi 1$  and  $\phi 2$  do not have short-circuit protection.

NOTE 2:  $I_{CC}$  and  $I_{DD}$  are measured with outputs disabled and open.

7

## TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{DD} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , see figure 1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$f_{\text{max}}$	Maximum oscillator frequency	27			MHz	
$t_{\text{c(osc)}}$	Oscillator cycle time	$\frac{t_{\text{c}}^\dagger}{9}$			ns	
$t_{\text{w}(\phi 1)}$	Pulse width, $\phi 1$ high	$\frac{2t_{\text{c}}}{9} - 20$			ns	
$t_{\text{w}(\phi 2)}$	Pulse width, $\phi 2$ high	$\frac{5t_{\text{c}}}{9} - 35$			ns	
$t_{\text{w(SS)}}$	Pulse width, status strobe low	$\frac{t_{\text{c}}}{9} - 15$			ns	
$t_{\text{r}(\phi)}$	Rise time, clock outputs	20			ns	
$t_{\text{f}(\phi)}$	Fall time, clock outputs	20			ns	
$t_{\phi 1\text{L},\phi 2\text{H}}$	Delay time, $\phi 1$ low to $\phi 2$ high	0			ns	
$t_{\phi 2\text{L},\phi 1\text{H}}$	Delay time, $\phi 2$ low to $\phi 1$ high	$\frac{2t_{\text{c}}}{9} - 14$			ns	
$t_{\phi 1\text{H},\phi 2\text{H}}$	Delay time, $\phi 1$ high to $\phi 2$ high	$\frac{2t_{\text{c}}}{9}$		$\frac{2t_{\text{c}}}{9} + 20$	ns	
$t_{\phi 2,\phi 2\text{T}}$	Delay time, $\phi 2$ to $\phi 2$ TTL	-5			15	ns
$t_{\phi 2\text{H,SSL}}$	Delay time, $\phi 2$ high to status strobe low	$\frac{6t_{\text{c}}}{9} - 30$		$\frac{6t_{\text{c}}}{9}$	ns	
$t_{\text{RV},\phi 2\text{L}}$	Delay time, ready or reset output valid to phase 2 low	$\frac{4t_{\text{c}}}{9} - 25$			ns	


$^\dagger t_{\text{c}} = t_{\text{c}(\phi 1)} = t_{\text{c}(\phi 2)}$

EXAMPLE: switching times for  $f_{\text{osc}} = 20\text{ MHz}$  ( $t_{\text{c}(\phi 1)} = t_{\text{c}(\phi 2)} = 450\text{ ns}$ )

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{osc}}$	Oscillator frequency	20			MHz
$t_{\text{c(osc)}}$	Oscillator cycle time	50			ns
$t_{\text{w}(\phi 1)}$	Pulse width, $\phi 1$ high	80			ns
$t_{\text{w}(\phi 2)}$	Pulse width, $\phi 2$ high	215			ns
$t_{\text{w(SS)}}$	Pulse width, status strobe	35			ns
$t_{\phi 1\text{L},\phi 2\text{H}}$	Delay time, $\phi 1$ low to $\phi 2$ high	0			ns
$t_{\phi 2\text{L},\phi 1\text{H}}$	Delay time, $\phi 2$ low to $\phi 1$ high	86			ns
$t_{\phi 1\text{H},\phi 2\text{H}}$	Delay time, $\phi 1$ high to $\phi 2$ high	100		120	ns
$t_{\phi 2\text{H,SSL}}$	Delay time, $\phi 2$ high to status strobe low	270		300	ns
$t_{\text{RV},\phi 2\text{L}}$	Delay time, ready or reset output valid to $\phi 2$ low	175			ns

# TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER


## PARAMETER MEASUREMENT INFORMATION




NOTE: Transition times, pulse widths, and interpulse relationships are distorted in this diagram in order to define various intervals. See Figure 5 for correct relative relationships.

### VOLTAGE WAVEFORMS

FIGURE 1



LOAD CIRCUIT  
FIGURE 2



LOAD CIRCUIT  
FIGURE 3

## TYPE SN74LS424 (TIM8224)

### TWO-PHASE CLOCK GENERATOR/DRIVER

---

#### TYPICAL APPLICATION DATA

The 'LS424 is a single-chip clock generator/driver for 8080A CPU's, furnishing three clocks ( $\phi 1$ ,  $\phi 2$  and  $\phi 2$  TTL), status strobe, reset, and ready signals. The 'LS424 contains a crystal-controlled oscillator, a divide-by-nine counter, two high-level drivers, and several auxiliary logic functions. Figure 4 is a functional block diagram of the SN74LS424. Figure 5 shows the relationship between  $\phi 1$ ,  $\phi 2$ , and the oscillator frequency period.

#### oscillator

A high order of clock frequency stability is provided by use of an external quartz crystal to set the oscillator frequency which is nine times the operating frequency of the 8080A. The quartz crystal is operated in a series-resonant mode. A fundamental-mode crystal requires no auxiliary circuitry, but an overtone-mode crystal requires an ac-coupled parallel-resonant circuit to be connected to the tank connection (pin 13). The parallel-resonant circuit, tuned to the oscillator frequency, compensates for the lower  $Q$  of the overtone-mode crystal. The required size of the circuit components can be calculated from  $f = 1/2\pi\sqrt{LC}$  where  $f$  is the oscillator frequency,  $L$  is inductance value, and  $C$  is capacitance value. Figure 6 shows an ac-coupled parallel-tuned circuit used with the SN74LS424.

#### clock phase generator

The divide-by-nine clock phase generator contains a divide-by-nine counter, logic required to shape the clock pulses as shown under parameter measurement information, gates and flip-flops to generate auxiliary signals, and output drivers. The divide-by-nine counter waveforms are combined with gates to form a  $\phi 1$  pulse with a width of two periods of the oscillator frequency, repeating at intervals of nine oscillator periods. Similarly, the  $\phi 2$  pulse, having a width of five oscillator frequency periods, is formed lagging the  $\phi 1$  pulse by two oscillator periods.

$\phi 1$  and  $\phi 2$  outputs are provided by high-level drivers for direct connection to the 8080A CPU.  $\phi 2$  TTL is derived in a manner similar to  $\phi 1$  and  $\phi 2$ , but the output driver output is at TTL voltage levels. The  $\phi 2$  TTL pulse width is the same as  $\phi 2$ . A  $\phi 2$  TTL application is clocking in direct memory access activities. Figure shows the 'LS424 connected to an 8080A, quartz crystal, and LC circuits.

#### status strobe

The 8080A CPU puts status information on its data bus at the beginning of each machine cycle that defines the nature of the machine operation for that cycle. A sync signal from the 8080A is gated by an internal timing signal ( $\phi 1A$ ) and becomes a status strobe to notify system components that the status data is present on 8080A status output lines. The status strobe signal connects directly to the 'S428 system controller.

The status strobe signal is alternatively generated by the reset input. An external RC series network connected to  $V_{CC}$  and the reset input will provide a rising voltage waveform when  $V_{CC}$  is turned on. An internal Schmitt trigger circuit generates a sharp, fast-rising waveform when the reset input reaches a particular voltage value. The Schmitt trigger is connected to the D input of a flip-flop clocked by  $\phi 2D$ . When power is turned on, the combination of internal and external circuitry will produce a status strobe signal. A manual reset switch can be connected as in figure 6 to the RC network to produce reset and status strobe signals for the 8080A.

The ready signal indicates to the 8080A that an external device has completed transfer of data to or from the data bus. A ready signal input to the 'LS424 drives the D input of a flip-flop clocked by an internal  $\phi 2D$  signal. Timing requirements of the 8080A machine cycle are met by the synchronization with the system clocks provided by the flip-flop. This implementation saves about 200 ns of system time during memory cycles (as contrasted with generating a "wait request" within the 8080A's MOS logic) since the bipolar logic of the 'LS424 has much less delay.

# TYPE SN74LS424 (TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER

## TYPICAL APPLICATION DATA




FIGURE 4




FIGURE 5




FIGURE 6



TTL  
LSI

# TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS


BULLETIN NO. DLS 7612468, OCTOBER 1976

- Designed to Be Interchangeable with Intel 8228 and 8238

### PIN DESIGNATIONS


DESIGNATION	PIN NOS.	FUNCTION
D0 thru D7	15, 17, 12, 10, 6, 19, 21, 8	BIDIRECTIONAL DATA PORT (TO TMS 8080A)
DB0 thru DB7	13, 16, 11, 9, 5, 18, 20, 7	BIDIRECTIONAL DATA PORT (TO SYSTEM BUS)
$\overline{I/OR}$	25	READ OUTPUT TO I/O (ACTIVE LOW)
$\overline{I/O/W}$	27	WRITE OUTPUT TO I/O (ACTIVE LOW)
$\overline{MEMR}$	24	READ OUTPUT TO MEMORY (ACTIVE LOW)
$\overline{MEMW}$	26	WRITE OUTPUT TO MEMORY (ACTIVE LOW)
DBIN	4	INPUT TO INDICATE TMS 8080A IS IN INPUT MODE (ACTIVE HIGH)
$\overline{INTA}$	23	INTERRUPT ACKNOWLEDGE OUTPUT (ACTIVE LOW)
HLDA	2	HOLD ACKNOWLEDGE INPUT (ACTIVE HIGH) FROM TMS 8080A
$\overline{WR}$	3	INPUT TO INDICATE TMS 8080A IS IN WRITE MODE (ACTIVE LOW)
$\overline{BUSEN}$	22	SYSTEM DATA PORT ENABLE INPUT (ACTIVE LOW)
$\overline{STSTB}$	1	SYNCHRONIZING STATUS STROBE INPUT FROM SN74LS424 (TIM8224)
V <sub>CC</sub>	28	SUPPLY VOLTAGE (5 V)
GND	14	GROUND

### N PACKAGE (TOP VIEW)



logic: see description

### functional block diagram



### description

These monolithic Schottky-clamped TTL system controllers are designed specifically to provide bus-driving and peripheral-control capabilities for interfacing memory and I/O devices with the 8080A in small to medium-large micro-computer systems.

A bidirectional eight-bit parallel bus driver is provided that isolates the 8080A bus from the memory and I/O data bus allowing the system designed to utilize cost-effective memory and peripheral devices while obtaining the maximum efficiency from the microprocessor. The TTL system drivers also provide increased fan-out with a lower impedance that enhances noise margins on the system bus.

Implementation of the status latches and control decoding array of the SN74S428/SN74S438 provides for using either a single-level interrupt vector RST7 for small systems, or multiple-byte call instructions for systems needing unlimited interrupt levels.

### TENTATIVE DATA SHEET

7-514

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076

## TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

### description (continued)

With respect to the system clocks, the SN74S438 is configured to generate an advanced response for I/O or memory write output signals to further simplify peripheral control implementation of complex systems. See Figure 3.

#### 8-bit parallel bus transceiver

The 8-bit parallel bus transceiver buffers the 8080A data bus from the memory and I/O system bus by providing one port (D0 through D7) to interface with the 8080A and another port (DB0 through DB7) to interface with the system devices. The 8080A side of the transceiver is designed specifically to interface with the microprocessor data bus ensuring not only that the processor output drive capabilities are adequate, but also that the inputs are driven with enhanced noise margins. The system bus side features high fan-out buffers designed to drive a number of system devices simultaneously and directly. The system port is rated to sink ten milliamperes of current and to source one milliamperes of current at standard low-threshold voltage levels.

Status lines from the 8080A instruction-status decoder and the system bus enable input (BUSEN) provide complete transceiver directional and enable control to ensure integrity of both the processor data and the system bus data.

#### status latches

During the beginning of each machine cycle, the six status latches receive status information from the 8080A data bus indicating the type of operation that will be performed. When the STSTB input goes low, the latches store the status data and generate the signals needed to enable and sequence the memory and I/O control outputs. The status words and types of machine cycles are enumerated in Table A.

TABLE A – STATUS WORDS

STATUS WORD	8080A STATUS OUTPUT								TYPE OF MACHINE CYCLE	'S428/'S438 COMMAND GENERATED
	D0	D1	D2	D3	D4	D5	D6	D7		
1	L	H	L	L	L	H	L	H	Instruction fetch	$\overline{\text{MEMR}}$
2	L	H	L	L	L	L	L	H	Memory read	$\overline{\text{MEMR}}$
3	L	L	L	L	L	L	L	L	Memory write	$\overline{\text{MEMW}}$
4	L	H	H	L	L	L	L	H	Stack read	$\overline{\text{MEMR}}$
5	L	L	H	L	L	L	L	L	Stack write	$\overline{\text{MEMW}}$
6	L	H	L	L	L	L	H	L	Input read	$\overline{\text{I/OR}}$
7	L	L	L	L	H	L	L	L	Output write	$\overline{\text{I/OW}}$
8	H	H	L	L	L	H	L	L	Interrupt acknowledge	$\overline{\text{INTA}}$
9	L	H	L	H	L	L	L	H	Halt acknowledge	NONE
10	H	H	L	H	L	H	L	L	Interrupt acknowledge at halt	$\overline{\text{INTA}}$
	$\overline{\text{INTA}}$	$\overline{\text{I/O}}$	$\overline{\text{STACK}}$	$\overline{\text{HLTA}}$	$\overline{\text{OUT}}$	$\overline{\text{M1}}$	$\overline{\text{INP}}$	$\overline{\text{MEMR}}$		
	STATUS INFORMATION									

#### decoding array

The decoding array receives enabling commands from the status latches and sequencing commands from the 8080A and generates memory and I/O read/write commands and an interrupt acknowledgement.

# TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

## description (continued)

The read commands ( $\overline{\text{MEMR}}$ ,  $\overline{\text{I/OR}}$ ) and the interrupt acknowledgement ( $\overline{\text{INTA}}$ ) are derived from the status bit(s) and the data bus input mode (DBIN) signal. The write commands ( $\overline{\text{MEMW}}$ ,  $\overline{\text{I/OW}}$ ) are derived from the status bit(s) and the write mode ( $\overline{\text{WR}}$ ) signal. (See Table A.) All control commands are active low to simplify interfacing with memory and I/O controllers.

The interrupt acknowledgement ( $\overline{\text{INTA}}$ ) command output is actually a dual function pin. As an output, its function is to provide the  $\overline{\text{INTA}}$  command to the memory and I/O peripherals as decoded from the status inputs and latches. When CALL is used as an interrupt instruction, the SN74S428/SN74S428 generates the proper sequence of control signals. Additionally, the terminal includes high-threshold decoding logic that permits it to be biased through a one-kilohm series resistor to the 12-volt supply to implement an interrupt structure that automatically inserts an RST7 instruction on the bus when the DBIN input is active and an interrupt is acknowledged. This capability provides a single-level interrupt vector with minimal hardware.

The asynchronous bus enable ( $\overline{\text{BUSEN}}$ ) input to the decoding array is a control signal that protects the system bus. The system bus can be accessed and driven from the SN74S428/SN74S428 controller only when the  $\overline{\text{BUSEN}}$  input is at a low voltage level.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level output current, $I_{OH}$	D0 thru D7			-10	$\mu\text{A}$
	All others			-1	mA
Low-level output current, $I_{OL}$	D0 thru D7			2	mA
	All others			10	mA
Status strobe pulse width, $t_w(\text{STSTB})$ (see Figure 3)			22		ns
Setup time, $t_{SU}$ (see Figure 3)	Status inputs D0 thru D7		8		ns
	System bus inputs to HLDA		10		ns
Hold time, $t_H$ (see Figure 3)	Status inputs D0 thru D7		5		ns
	System bus inputs to HLDA		20		ns
Operating free-air temperature, $T_A$		0		70	°C

## TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage		2			V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -5 mA			-1	V	
V <sub>OH</sub>	High-level output voltage	D0 thru D7	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	3.6	4	V	
		All other outputs	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.4			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX			0.45	V	
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 5.25 V			100	μA	
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.45 V			-100	μA	
I <sub>IH</sub>	High-level input current	INTA	V <sub>CC</sub> = MIN, See Figure 1			5	
		D0 thru D7				20	
		All other inputs	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.25 V			100	
I <sub>IL</sub>	Low-level input current	D2 or D6	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.45 V			-750	
		STSTB				-500	
		All other inputs				-250	
I <sub>OS</sub>	Short-circuit output current <sup>§</sup>	V <sub>CC</sub> = MAX	-15			-90	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX	140		190	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, see figure 3

PARAMETER <sup>¶</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pD</sub>	D0 thru D7	DB0 thru DB7	C <sub>L</sub> = 100 pF, See Figure 2	5		40	ns
t <sub>pD</sub>	DB0 thru DB7	D0 thru D7	C <sub>L</sub> = 25 pF, See Figure 2			30	ns
t <sub>PHL</sub>	STSTB	INTA, I/OR, MEMR, I/OW, MEMW	C <sub>L</sub> = 100 pF, See Figure 2	20		60	ns
t <sub>pD</sub>	WR	I/OW, MEMW		5		45	ns
t <sub>PLH</sub>	DBIN	INTA, I/OR, MEMR		30		ns	
t <sub>PLH</sub>	HLDA	INTA, I/OR, MEMR		25		ns	
t <sub>pZX</sub>	DBIN	D0 thru D7	C <sub>L</sub> = 25 pF, See Figure 2			45	ns
t <sub>pZX</sub>	DBIN	D0 thru D7		45		ns	
t <sub>pZX</sub>	STSTB, BUSEN	DB0 thru DB7	C <sub>L</sub> = 100 pF, See Figure 2			30	ns
t <sub>pZX</sub>	BUSEN	DB0 thru DB7		30		ns	

<sup>¶</sup> t<sub>pD</sub> ≡ propagation delay time

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>pZX</sub> ≡ output enable time from high-impedance state

t<sub>pXZ</sub> ≡ output disable time to high-impedance state

# TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1—INTA INPUT CURRENT TEST CIRCUIT





FIGURE 2—SWITCHING CHARACTERISTICS LOAD CIRCUIT



NOTE A: Advanced response of  $\overline{I/O}$  or  $\overline{MEMW}$  for the SN74S438 is indicated by the dashed line.

FIGURE 3—VOLTAGE WAVEFORMS

7

# TYPES SN74S428(TIM8228), SN74S438(TIM8238) CONTROLLER AND BUS DRIVER FOR 8080A SYSTEMS

## TYPICAL APPLICATION DATA




FIGURE 4—SYSTEM INTERFACING WITH CENTRAL PROCESSING UNIT


TTL  
MSI

## TYPES SN54490, SN54LS490, SN74490, SN74LS490 DUAL 4-BIT DECADE COUNTERS

BULLETIN NO. DL-S 7612089, OCTOBER 1976

- Dual Versions of Popular SN5490A, SN54LS90, SN7490A, and SN74LS90 Counters
- Individual Clock, Direct Clear, and Set-to-9 Inputs for Each Decade Counter
- Dual Counters Can Significantly Improve System Densities as Package Count Can Be Reduced by 50%
- Maximum Count Frequency . . . 35 MHz Typical
- Buffered Outputs Reduce Possibility of Collector Commutation

SN54490 . . . J OR W PACKAGE  
SN74490 . . . J OR N PACKAGE  
(TOP VIEW)



### description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual 4-bit decade counters in a single package. Each decade counter has individual clock, clear, and set-to-9 inputs. BCD count sequences of any length up to divide-by-100 may be implemented with a single '490 or 'LS490. Buffering on each output is provided to ensure that susceptibility to collector commutation is reduced significantly. All inputs are diode-clamped to reduce the effects of line ringing. The counters have parallel outputs from each counter stage so that submultiples of the input count frequency are available for system timing signals.

The SN54490 and SN54LS490 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74490 and SN74LS490 are characterized for use in industrial systems operating from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

7

BCD COUNT SEQUENCE  
(EACH COUNTER)

COUNT	OUTPUT			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H



CLEAR/SET-TO-9  
FUNCTION TABLE  
(EACH COUNTER)

INPUTS		OUTPUTS			
CLEAR	SET-TO-9	$Q_A$	$Q_B$	$Q_C$	$Q_D$
H	L	L	L	L	L
L	H	H	L	L	H
L	L	COUNT			


H = high level, L = low level

## TYPES SN54490, SN54LS490, SN74490, SN74LS90 DUAL 4-BIT DECADE COUNTERS

schematics of inputs and outputs



functional block diagram (each counter)



7



# TYPES SN54490, SN74490

## DUAL 4-BIT DECADE COUNTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54490	-55°C to 125°C
SN74490	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54490			SN74490			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800	$\mu$ A
Low-level output current, $I_{OL}$			16			16	mA
Count frequency, $f_{count}$	0		25	0		25	MHz
Pulse width, $t_w$ (any input)		20			20		ns
Clear or set-to-9 inactive-state setup time, $t_{su}$	25↓			25↓			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

↓The arrow indicates that the falling edge of the clock pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 16 \text{ mA}$	0.2		0.4	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	Clear, set-to-9	$V_{CC} = \text{MAX}, V_I = 2.4 \text{ V}$		40	$\mu$ A
		Clock			80	
$I_{IL}$	Low-level input current	Clear, set-to-9	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-1	mA
		Clock			-3.2	
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	SN54490	-20	-57	mA
			SN74490	-18	-57	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	45		70	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.


NOTE 2:  $I_{CC}$  is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

## TYPES SN54490, SN74490 DUAL 4-BIT DECADE COUNTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\max}$	Clock	$Q_A$	$C_L = 15\text{ pF}$ , $R_L = 400\ \Omega$ , See Figure 1 and Note 3	25	35		MHz
$t_{PLH}$	Clock	$Q_A$		12	20		ns
$t_{PHL}$				13	20		ns
$t_{PLH}$	Clock	$Q_B, Q_D$		24	39		ns
$t_{PHL}$				26	39		ns
$t_{PLH}$	Clock	$Q_C$		32	54		ns
$t_{PHL}$				36	54		ns
$t_{PHL}$	Clear	Any		24	39		ns
$t_{PLH}$	Set-to-9	$Q_A, Q_D$		24	39		ns
$t_{PHL}$				$Q_B, Q_C$	20	36	

<sup>†</sup> $f_{\max}$   $\equiv$  maximum count frequency  
 $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output  
 NOTE 3: Load circuit is shown on page 3-10.



VOLTAGE WAVEFORMS

NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_r \leq 5\text{ ns}$ ,  $t_f \leq 5\text{ ns}$ , PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50\text{ ohms}$ .

FIGURE 1

# TYPES SN54LS490 SN74LS490

## DUAL 4-BIT DECADE COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Clear and set-to-9 input voltage	7 V
Clock input voltage	5.5 V
Operating free-air temperature range: SN54LS490	-55°C to 125°C
SN74LS490	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS490			SN74LS490			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Count frequency, $f_{count}$	0		25	0		25	MHz
Pulse width, $t_w$ (any input)	20			20			ns
Clear or set-to-9 inactive-state setup time, $t_{su}$	25			25			ns
Operating free-air temperature, $T_A$	-55		125	0		70	°C

†The arrow indicates that the falling edge of the clock pulse is used for reference.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS490			SN74LS490			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage				0.7			0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -1 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{ILmax}$	2.5	3.4		2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{ILmax}$ , $I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{ILmax}$ , $I_{OL} = 8 \text{ mA}$					0.35	0.5	
$I_I$ Input current at maximum input voltage	Clear, set-to-9			0.1			0.1	mA
	Clock			0.2			0.2	
$I_{IH}$ High-level input current	Clear, set-to-9			20			20	$\mu$ A
	Clock			40			40	
$I_{IL}$ Low-level input current	Clear, set-to-9			-0.4			-0.4	mA
	Clock			-1.6			-1.6	
$I_{OS}$ Short-circuit output current§	$V_{CC} = \text{MAX}$	-20		-100	-20		-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX}$ , See Note 2		15	26		15	26	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

7

TENTATIVE DATA

7-524

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

1076


## TYPES SN54LS490, SN74LS490 DUAL 4-BIT DECADE COUNTERS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER <sup>†</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{max}}$	Clock	$Q_A$	$C_L = 15\text{ pF}$ , $R_L = 2\text{ k}\Omega$ See Figure 2 and Note 4	25	35		MHz
$t_{\text{PLH}}$	Clock	$Q_A$		12	20		ns
$t_{\text{PHL}}$				13	20		
$t_{\text{PLH}}$	Clock	$Q_B, Q_D$		24	39		ns
$t_{\text{PHL}}$				26	39		
$t_{\text{PLH}}$	Clock	$Q_C$		32	54		ns
$t_{\text{PHL}}$				36	54		
$t_{\text{PHL}}$	Clear	Any		24	39		ns
$t_{\text{PLH}}$	Set-to-9	$Q_A, Q_D$		24	39		ns
$t_{\text{PHL}}$				$Q_B, Q_C$	20	36	

<sup>†</sup> $f_{\text{max}}$   $\equiv$  maximum count frequency  
 $t_{\text{PLH}}$   $\equiv$  propagation delay time, low-to-high-level output  
 $t_{\text{PHL}}$   $\equiv$  propagation delay time, high-to-low-level output

NOTE 4: Load circuit is shown on page 3-11.



VOLTAGE WAVEFORMS

NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $\text{PRR} = 1\text{ MHz}$ , duty cycle = 50%,  $Z_{\text{out}} \approx 50\text{ ohms}$ .


FIGURE 2

TTL  
MSI

## TYPES SN54LS670, SN74LS670 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7612122, MARCH 1974—REVISED OCTOBER 1976

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- For Use as:
  - Scratch-Pad Memory
  - Buffer Storage between Processors
  - Bit Storage in Fast Multiplication Designs
- 3-State Outputs
- SN54LS170 and SN74LS170 Are Similar But Have Open-Collector Outputs



### description

The SN54LS670 and SN74LS670 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input,  $G_W$ , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input,  $G_R$ , is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 nanoseconds typical) and the read time (24 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All inputs except read enable and write enable are buffered to lower the drive requirements to one Series 54LS/74LS standard load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 12 $\Omega$  of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54LS670 characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN74LS670 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

# TYPES SN54LS670, SN74LS670

## 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

logic

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)


WRITE INPUTS			WORD			
W <sub>B</sub>	W <sub>A</sub>	G <sub>W</sub>	0	1	2	3
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q = D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q = D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q = D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>

READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	G <sub>R</sub>	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

- NOTES: A. H = high level, L = low level, X = irrelevant, Z = high impedance (off)  
 B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.  
 C. Q<sub>0</sub> = the level of Q before the indicated input conditions were established.  
 D. W0B1 = The first bit of word 0, etc.

functional block diagram





7

# TYPES SN54LS670, SN74LS670

## 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS670	-55°C to 125°C
SN74LS670	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

7

	SN54LS670			SN74LS670			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-2.6	mA
Low-level output current, $I_{OL}$			4			8	mA
Width of write-enable or read-enable pulse, $t_W$		25			25		ns
Setup times, high- or low-level data (see Figure 2)	Data input with respect to write enable, $t_{su}(D)$		10	Data input with respect to write enable, $t_{su}(D)$		10	ns
	Write select with respect to write enable, $t_{su}(W)$		15	Write select with respect to write enable, $t_{su}(W)$		15	ns
Hold times, high- or low-level data (see Note 2 and Figure 2)	Data input with respect to write enable, $t_h(W)$		15	Data input with respect to write enable, $t_h(W)$		15	ns
	Write select with respect to write enable, $t_h(D)$		5	Write select with respect to write enable, $t_h(D)$		5	ns
Latch time for new data, $t_{latch}$ (see Note 3)		25			25		ns
Operating free-air temperature range, $T_A$		-55	125		0	70	°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
2. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required,  $t_{su}(W)$  can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during  $t_h(W)$  will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
3. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

## TYPES SN54LS670, SN74LS670 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

REVISED OCTOBER 1976

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS670		SN74LS670		UNIT
		MIN	TYP‡	MAX	MIN	
V <sub>IH</sub> High-level input voltage		2			2	V
V <sub>IL</sub> Low-level input voltage				0.7		0.8
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5		-1.5
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OH</sub> = -1 mA	2.4	3.4		V
		I <sub>OH</sub> = -2.6 mA			2.4	3.1
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4
		I <sub>OL</sub> = 8 mA			0.35	0.5
I <sub>OZH</sub> Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V			20		20
I <sub>OZL</sub> Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V			-20		-20
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	Any D, R, or W			0.1	0.1
		G <sub>W</sub>			0.2	0.2
		G <sub>R</sub>			0.3	0.3
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	Any D, R, or W			20	20
		G <sub>W</sub>			40	40
		G <sub>R</sub>			60	60
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX	Any D, R, or W			-0.4	-0.4
		G <sub>W</sub>			-0.8	-0.8
		G <sub>R</sub>			-1.2	-1.2
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX		-30	-130	-30	-130
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 4		30	50	30	50

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4: Maximum I<sub>CC</sub> is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

7

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Read select	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 1 and 2	23	40	ns	
t <sub>PHL</sub>				25	45		
t <sub>PLH</sub>	Write enable	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 1 and 3	26	45	ns	
t <sub>PHL</sub>				28	50		
t <sub>PLH</sub>	Data	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 1 and 3	25	45	ns	
t <sub>PHL</sub>				23	40		
t <sub>ZH</sub>	Read enable	Any Q	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 2 kΩ, See Figures 1 and 4	15	35	ns	
t <sub>ZL</sub>				22	40		
t <sub>HZ</sub>				30	50	ns	
t <sub>LZ</sub>				16	35		

†t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>ZH</sub> ≡ output enable time to high level

t<sub>ZL</sub> ≡ output enable time to low level


t<sub>HZ</sub> ≡ output disable time from high level

t<sub>LZ</sub> ≡ output disable time from low level



**TYPES SN54LS670, SN74LS670**  
**4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS**


**PARAMETER MEASUREMENT INFORMATION**



NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N916 or 1N3064.

**LOAD CIRCUIT**

**FIGURE 1**




**VOLTAGE WAVEFORMS (S1 AND S2 ARE CLOSED)**

NOTES: A. High-level input pulses at the select and data inputs are illustrated; however, times associated with low-level pulses are measured from the same reference points.  
 B. When measuring delay times from a read-select input, the read-enable input is low.  
 C. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 2 \text{ MHz}$ ,  $Z_{out} \approx 50 \Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .

**FIGURE 2**


## TYPES SN54LS670, SN74LS670 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Each select address is tested. Prior to the start of each of the above tests both write and read address inputs are stabilized with  $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_R$  is low.  
 B. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \approx 50 \Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.

FIGURE 3



- NOTES: A. Waveforms 1 is for an output with internal conditions such that the output is low except when disabled by the read-enable input. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the read-enable input.  
 B. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.  
 C. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \approx 50 \Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.

FIGURE 4

7